


HEXFET® Power MOSFET

- Ultra Low Gate Charge
- Reduced Gate Drive Requirement
- Enhanced 30V V_{GS} Rating
- Isolated Package
- High Voltage Isolation= 2.5kVRMS ⑤
- Sink to Lead Creepage Dist.= 4.8mm
- Repetitive Avalanche Rated




V_{DSS} = 500V
R_{DS(on)} = 0.85Ω
I_D = 4.5A

Description

This new series of Low Charge HEXFETs achieve significantly lower gate charge over conventional MOSFETs. Utilizing advanced HEXFET technology, the device improvements allow for reduced gate drive requirements, faster switching speeds and increased total system savings. These device improvements combined with the proven ruggedness and reliability that are characteristic of HEXFETs offer the designer a new standard in power transistors for switching applications.

The TO-220 Fullpak eliminates the need for additional insulating hardware. The moulding compound used provides a high isolation capability and low thermal resistance between the tab and external heatsink.


**TO-220 FULLPAK****Absolute Maximum Ratings**

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10 V	4.5	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10 V	2.9	A
I _{DM}	Pulsed Drain Current ①	18	
P _D @ T _C = 25°C	Power Dissipation	40	W
	Linear Derating Factor	0.32	W/°C
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy ②	300	mJ
I _{AR}	Avalanche Current ①	4.5	A
E _{AR}	Repetitive Avalanche Energy ①	4.0	mJ
dv/dt	Peak Diode Recovery dv/dt ③	3.5	V/ns
T _J	Operating Junction and	-55 to +150	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf.in (1.1 N·m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	—	—	3.1	°C/W
R _{θJA}	Junction-to-Ambient	—	—	65	°C/W

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{\text{GS}}=0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.63	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	—	0.85	Ω	$V_{\text{GS}}=10\text{V}$, $I_D = 2.7\text{A}$ ④
$V_{\text{GS(th)}}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}}=V_{\text{GS}}$, $I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	4.0	—	—	S	$V_{\text{DS}}=50\text{V}$, $I_D = 4.8\text{A}$ ④
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{\text{DS}}=500\text{V}$, $V_{\text{GS}}=0\text{V}$
		—	—	250	μA	$V_{\text{DS}}=400\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}}=20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{\text{GS}}=-20\text{V}$
Q_g	Total Gate Charge	—	—	39	nC	$I_D = 8.0\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	10	nC	$V_{\text{DS}}=400\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	19	nC	$V_{\text{GS}}=10\text{V}$ See Fig. 6 and 13 ④
$t_{\text{d(on)}}$	Turn-On Delay Time	—	12	—	ns	$V_{\text{DD}}=250\text{V}$
t_r	Rise Time	—	25	—		$I_D = 8.0\text{A}$
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	27	—		$R_G = 9.1\Omega$
t_f	Fall Time	—	19	—		$R_D = 30\Omega$ See Figure 10 ④
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	1100	—	pF	$V_{\text{GS}}=0\text{V}$
C_{oss}	Output Capacitance	—	170	—		$V_{\text{DS}}=25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	18	—		$f=1.0\text{MHz}$ See Figure 5
C	Drain to Sink Capacitance	—	12	—	pF	$f=1.0\text{MHz}$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	4.5	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	18		
V_{SD}	Diode Forward Voltage	—	—	2.0	V	$T_J = 25^\circ\text{C}$, $I_S = 4.5\text{A}$, $V_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	490	740	ns	$T_J = 25^\circ\text{C}$, $I_D = 8.0\text{A}$
Q_{rr}	Reverse Recovery Charge	—	3.0	4.5	μC	$dI/dt = 100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_s+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

③ $I_{\text{SD}} \leq 8.0\text{A}$, $dI/dt \leq 100\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 150^\circ\text{C}$ ⑤ $t = 60\text{s}$, $f = 60\text{Hz}$ ② $V_{\text{DD}} = 50\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 26\text{mH}$
 $R_G = 25\Omega$, $I_{AS} = 4.5\text{A}$ (See Figure 12)④ Pulse width $\leq 300\ \mu\text{s}$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics,
 $T_c = 25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_c = 150^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Appendix A

Peak Diode Recovery dv/dt Test Circuit


Fig 14. For N-Channel HEXFETs



Package Outline

TO-220 FullPak Outline


Dimensions are shown in millimeters (inches)



Part Marking Information

TO-220 FULL-PAK

EXAMPLE: THIS IS AN IRFI840G WITH
ASSEMBLY LOT CODE E401



Printed on Signet recycled offset:
made from 50% recycled waste paper, including
10% de-inked, post-consumer waste.



International
IOR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322-3331, Twx: 4720403
EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB England, Tel: (0863) 713215, Twx: 95219

IR CANADA: 101 Bentley St., Markham, Ontario L3R 3L1, Tel: (416) 475-1897. **IR GERMANY:** Saalburgstrasse 157, D-6380 Bad Homburg, Tel: 6172-37066. **IR ITALY:** Via Liguria 49 10071 Bergaro, Torino, Tel: (011) 470 1484. **IR FAR EAST:** K&H Building, 30-4 Nishikobukuro 3-Chome, Toshima-ku, Tokyo 171 Japan, Tel: (03) 983 0641. **IR SOUTHEAST ASIA:** 190 Middle Road, MEX 10-01 Fortune Centre, Singapore 0718, Tel: (65) 336 3922.

Sales Offices, Agents and Distributors in Major Cities Throughout the World.