Philips Coremannes供应商

| p | Mara Long. LTG [X (1777 [17] |
|---------------|--------------------------------|
| Document No. | 853–1441 |
| ECN No. | 99800 |
| Date of Issue | June 14, 1990 |
| Status | Product Specification |
| ECL Products | |

捷多邦,专业PCB打样工厂,24小时加 100125 急出货

Hex ECL-to-TTL Translator

FEATURES

- Typical propagation delay: 2.2ns
- ●Typical ECL supply current (-I_{EE}): 65mA
- ●Typical TTL supply current (ITTL): 75mA

DESCRIPTION

The 100125 is a hex translator that converts ECL logic levels to TTL logic levels. Differential inputs allow each circuit to be used as an inverting, non-inverting, or differential receiver. An internal reference voltage generator provides V_{BB} for singleended operation or for use in Schmitt trigger applications.

When used in the differential mode, common mode rejection makes this device tolerant of ground offsets and transients between the signal source and the


translator. The 100125 outputs are designed to go to a low logic level whenever both inputs are left open or tied to V_{EE} . The V_{EE} and V_{TTL} power may be applied in any order.

All unused inputs can be left open due to integrated pull-down resistors.

PIN DESCRIPTION

| PINS | DESCRIPTION | | | | | | |
|---------------------------------|---|--|--|--|--|--|--|
| D ₀ - D ₅ | True data Inputs (100K ECL compatible) | | | | | | |
| $D_0 - D_5$ | Complementary data inputs (100K ECL compatible) | | | | | | |
| V _{BB} | Reference voltage output (100K ECL compatible) | | | | | | |
| $Q_0 - Q_5$ | Data outputs (TTL compatible) | | | | | | |


IEC/IEEE



ORDERING INFORMATION


| DESCRIPTION | ORDER CODE |
|------------------------------------|------------|
| 24-Pin Ceramic DIP (400 mils wide) | 100125F |
| 24-Pin Ceramic Flat Pack | 100125Y |
| 28-Pin PLCC | 100125A |

PIN CONFIGURATIONS





LOGIC DIAGRAM




FUNCTION TABLE

| INPU | JTS | OUTPUTS |
|---|---|----------------|
| D _n | D _n | Q ₀ |
| L H L H | H L L H | L H U |
| open V _{EE} L H V _{BB} V _{BB} | open V _{EE} V _{BB} V _{BB} L H | L L H H L |

NOTES:
H = High voltage level
L = Low voltage level
U = Undefined level

SIMPLIFIED SCHEMATIC



ABSOLUTE MAXIMUM RATINGS GND = ground, $T_A = 0^{\circ}$ C to +85°C unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS | UNIT | |
|------------------|---|---------------------------|----------------|--|
| V _{EE} | ECL Supply voltage range | -7.0 to +0.5 | | |
| V _{IN} | Input voltage (V _{IN} should never be more negative than V _{EE}) | V _{EE} to +0.5 | V | |
| V _{TTL} | Output source current (continuous) | -0.5V to +7.0 | | |
| V _{OUT} | Voltage applied to output in high state | -0.5V to V _{TTI} | - | |
| lo | Output source (continuous) | -40 | mA | |
| T _S | Storage temperature range | -65 to +150 | °c | |
| TJ | Maximum junction temperature | +150 | | |

Operation beyond the limits set forth in this table may impair the useful life of the device.

DC OPERATING CONDITIONS

| | | TEST | | | | |
|------------------------------|--|-------------------------|-------|-------|-------|--------------|
| SYMBOL | PARAMETER | CONDITIONS | MIN. | NOM. | MAX. | UNIT |
| GND | Circuit ground | | 0 | 0 | 0 | V |
| V _{TTL} | TTL supply voltage | * | +4.5 | +5.0 | +5.5 | \ \ <u>\</u> |
| VEE | ECL supply voltage | | -4.8 | -4.5 | -4.2 | ├ ∨ |
| VEE | ECL supply voltage when operating with the 10K or the 10KH ECL family. | | -5.7 | | | v |
| | | V _{EE} = -4.2V | -1150 | - | | |
| V _{IH} ² | High level input voltage | V _{EE} = -4.5V | -1165 | 1 | -880 | mV |
| | | V _{EE} = -4.8V | -1165 | | | |
| | | V _{EE} = -4.2V | | | -1475 | mV |
| V _{IL} ² | Low level input voltage | V _{EE} = -4.5V | -1810 | | -1475 | m۷ |
| | | V _{EE} = -4.8V | | -1490 | mV | |
| | | V _{EE} = -4.2V | | | | |
| V ^{CM} 3 | Common mode voltage | V _{EE} = -4.5V | 0 | | 1.0 | V |
| | | V _{EE} = -4.8V | 7 | | | |
| | | V _{EE} = -4.2V | | | | |
| V _{DIFF} ⁴ | Differential input voltage | V _{EE} = -4.5V | 150 | | | V |
| | | V _{EE} = -4.8V | | | | |
| —l _{он} | High level output current | | | | 2.0 | mA |
| OL | Low level output current | | | | 20 | mA |
| TA | Operating ambient temperature range | | 0 | +25 | +85 | °C |

June 14, 1990 418

^{1.} When operating at other than the specified V_{EE} voltages (–4.2V, –4.5V, –4.8V), the DC and AC electrical characteristics will vary slightly from their specified values.

^{2.} For input voltages outside the specified V_{IH} and V_{IL} ranges, the output voltage specifications will hold true. However, the AC performance will be according to specification only if two conditions are met: First, D_n or \overline{D}_n must be above -2300mV at all times. Second, both D_n and \overline{D}_n must be

^{3.} V_{CM} is added or subtracted with respect to V_{BB} . For common—mode applications, the total voltage applied to D_n or \overline{D}_n should be no less than V_{BB}-V_{CM}(max) and no greater than V_{BB} + V_{CM}(max).

^{4.} V_{Diff} (min) is the minimum voltage difference by which D_n must exceed \overline{D}_n such that the output Q_n will assume a defined logic level (Low or High).


DC ELECTRICAL CHARACTERISTICS GND = ground, $V_{TTL} = 4.5V$ to 5.5V, $V_{EE} = -4.8V$ to -4.2V, $T_A = 0^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified^{1,3}

| | | | TEST | | LIMITS | | |
|-------------------|--|---|--|-------|--------|-------|------|
| SYMBOL | PARAMETER | | CONDITIONS ² | MIN. | TYP. | MAX. | UNIT |
| V _{OH} | High level output voltage | All D _n = V _{IHMIN} , all | D _n connected to V _{BB} pin. I _{OH} = -2.0 mA | 2.5 | 3.4 | | ٧ |
| VOL | Low level output voltage | All D _n = V _{ILMAX} , al | \overline{D}_n connected to V_{BB} pin. $I_{OL} = +20$ mA | | 0.35 | 0.5 | ٧ |
| V _{OS1} | Indeterminate input protection test | All $D_n = all \overline{D}_n = V$ | _{EE} . 1 _{OL} = +20 mA | | | 0.5 | V |
| V _{OS2} | Indeterminate input protection test | All D _n and all D _n | open. I _{OL} = +20 mA | | | 0.5 | ٧ |
| | | V _{EE} = -4.5V | | -1380 | -1320 | -1260 | mV |
| V_{BB} | Reference output voltage | V _{EE} = -4.8V to -4.2V | All D _n open, all D _n connected to V _{BB} pin. | -1396 | -1320 | -1244 | mV |
| I _{IH} | High level input current | One D_n input under test at V_{IHMAX} , all other D_n inputs at V_{ILMIN} . All D_n inputs connected to V_{BB} pin. | | | | 350 | μА |
| I _{IL} | Low level Input current | One D _n input under test at V _{ILMIN} , all other D _n inputs at V _{IHMAX} . All D _n inputs connected to V _{BB} pin. | | 0.5 | | | μА |
| −lεE | V _{EE} supply current | All D _n at V _{IHMAX} . | All D _n at V _{BB} . | 40 | 65 | 85 | mA |
| -l _{os} | Short circuit current ⁴ | | All D_n connected to V_{BB} pin. All \overline{D}_n inputs at V_{ILMIN} . One Q_n under test at ground, $V_{TTL}=5.5V$. | | | 100 | mA |
| ITTLH | V _{TTL} supply current outputs High | All D _n connected t V _{TTL} = 5.5V. | | 70 | 100 | mA | |
| I _{TTLL} | V _{TTL} supply current outputs Low | All D _n connected t V _{TTL} = 5.5V. | to V _{BB} pin. All D _n inputs at V _{IHMAX} . | | 80 | 115 | mA |

NOTES:

- 1. The specified limits represent the worst case values for the parameter. Since these worst case values normally occur at the supply voltage and temperature extremes, additional noise immunity can be achieved by decreasing the allowable operating condition ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to DC Testing, Chapter 1, Section 3.
- 3. The specified limits shown in the DC electrical characteristics table can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes, while maintaining transverse airflow of 2.5 meters/sec (500 linear feet/min) over the device, mounted either in a test socket or on a printed circuit board. Test voltage values are given in the DC operating conditions table.
- 4. Not more than one output should be shorted at a time. The other outputs should not be loaded. For testing I_{OS}, the use of a high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

TRANSFER CHARACTERISTICS



AC ELECTRICAL CHARACTERISTICS

Ceramic DIP GND = ground, V_{TTL} = 4.5V to 5.5V, V_{EE} = -4.8V to -4.2V

| SYMBOL | | | LIMITS | | | | | | | | |
|--------------------------------------|---|----------------|------------------|----------------------|--------------|----------------------|--------------|------------------------|----------|------------------------|--|
| | PARAMETER | TEST CONDITION | T _A : | T _A = 0°C | | T _A = 0°C | | T _A = +25°C | | T _A = +85°C | |
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | 1 | | |
| telh tehl | Propagation delay D _n or D _n to Q _n | Waveform 1 | 0.80 0.80 | 3.50 3.50 | 0.90 0.90 | 3.70 3.70 | 1.00 1.00 | 4.00 4.00 | ns ns | | |
| t _{TLH} t _{THL} | Transition time Q _n 1.0V to 2.0V, 2.0V to 1.0V | | 0.50 0.50 | 2.60 2.60 | 0.50 0.50 | 2.60 2.60 | 0.50 0.50 | 2.60 2.60 | ns ns | | |

NOTES:

For AC test setup information, see AC Testing, Chapter 2, Section 3.
 This AC data is for a Schottky load. When testing the 100125 with a FAST load, propagation delays may increase as much as 1.5ns.

AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $\,$ GND = ground, $\,$ V $_{TTL}$ = 4.5V to 5.5V, $\,$ V $_{EE}$ = $-5.2V \pm 5\%$

| SYMBOL | | | LIMITS | | | | | | | | |
|--------------------------------------|--|----------------|------------------|----------------------|--------------|----------------------|--------------|------------------------|----------|------------------------|--|
| | PARAMETER | TEST CONDITION | T _A : | T _A = 0°C | | T _A = 0°C | | T _A = +25°C | | T _A = +85°C | |
| | | 1 | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | 1 | | |
| telн teнL | Propagation delay D _n or D _n to Q _n | Waveform 1 | 0.72 0.72 | 3.85 3.85 | 0.81 0.81 | 4.07 4.07 | 0.90 0.90 | 4.40 4.40 | ns ns | | |
| t _{TLH} t _{THL} | Transition time Q _n 1.0V to 2.0V, 2.0V to 1.0V | | 0.45 0.45 | 2.86 2.86 | 0.45 0.45 | 2.86 2.86 | 0.45 0.45 | 2.86 2.86 | ns ns | | |

NOTES:

1. For AC test setup information, see AC Testing, Chapter 2, Section 3.

2. This AC data is for a Schottky load. When testing the 100125 with a FAST load, propagation delays may increase as much as 1.5ns.

AC ELECTRICAL CHARACTERISTICS

Flat Pack and PLCC GND = ground, $V_{TTL} = 4.5V$ to 5.5V, $V_{EE} = -4.8V$ to -4.2V

| SYMBOL | | | LIMITS | | | | | | | |
|--------------------------------------|---|----------------|------------------|----------------------|----------------------|--------------|------------------------|--------------|------------------------|--|
| | PARAMETER | TEST CONDITION | T _A : | T _A = 0°C | T _A = 0°C | | T _A = +25°C | | T _A = +85°C | |
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | 1 | |
| telh tehl | Propagation delay D _n or D _n to Q _n | Waveform 1 | 0.80 0.80 | 3.30 3.30 | 0.90 0.90 | 3.50 3.50 | 1.00 | 3.80 3.80 | ns ns | |
| t _{TLH} t _{THL} | Transition time Q _n 1.0V to 2.0V, 2.0V to 1.0V | | 0.50 0.50 | 2.50 2.50 | 0.50 0.50 | 2.50 2.50 | 0.50 0.50 | 2.50 2.50 | ns ns | |

1. For AC test setup information, see AC Testing, Chapter 2, Section 3.

2. This AC data is for a Schottky load. When testing the 100125 with a FAST load, propagation delays may increase as much as 1.5ns.

AC ELECTRICAL CHARACTERISTICS

Flat Pack and PLCC GND = ground, V_{TTL} = 4.5V to 5.5V, V_{EE} = -5.2V \pm 5%

| SYMBOL | | | LIMITS | | | | | | | | |
|--------------------------------------|---|----------------|----------------------|--------------|--|--------------|--|--------------|------------------------|--|------|
| | PARAMETER | TEST CONDITION | T _A = 0°C | | T _A = 0°C T _A = +25° | | T _A = 0°C T _A = +25°C T _A = +85°C | | T _A = +85°C | | UNIT |
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | İ | | |
| t _{PLH} t _{PHL} | Propagation delay D _n or D _n to Q _n | Waveform 1 | 0.72 0.72 | 3.63 3.63 | 0.81 0.81 | 3.85 3.85 | 0.90 0.90 | 4.18 4.18 | ns ns | | |
| t _{TLH} t _{THL} | Transition time Q _n 1.0V to 2.0V, 2.0V to 1.0V | | 0.45 0.45 | 2.75 2.75 | 0.45 0.45 | 2.75 2.75 | 0.45 0.45 | 2.75 2.75 | ns ns | | |


NOTES:

1. For AC test setup information, see AC Testing, Chapter 2, Section 3


2. This AC data is for a Schottky load. When testing the 100125 with a FAST load, propagation delays may increase as much as 1.5ns.

June 14, 1990 420


AC WAVEFORMS



AC TEST CIRCUIT



ECL INPUT PULSE DEFINITION



June 14, 1990 422