



September 2007

LMP7300

Micropower Precision Comparator and Precision Reference with Adjustable Hysteresis

General Description

The LMP7300 is a combination comparator and reference with ideal specifications for precision threshold detecting. The precision 2.048V reference comes with a 0.25% maximum error. The comparator features micropower (35 μ W), low offset voltage (.75 mV max), and independent adjustable positive and negative hysteresis.

Hysteresis control for the comparator is accomplished through two external pins. The HYSTP pin sets the positive hysteresis and the HYSTN pin sets the negative hysteresis. The comparator design isolates the V_{IN} source impedance and the programmable hysteresis components. This isolation prevents any undesirable interaction allowing the IC to maintain a precise threshold voltage during level detection.

The combination of low offset voltage, external hysteresis control, and precision voltage reference provides an easy to use micropower precision threshold detector.

The LMP7300 open collector output makes it ideal for mixed voltage system designs. The output voltage upper rail is unconstrained by V_{CC} and can be pulled above V_{CC} to a maximum of 12V. The LMP7300 is a member of the LMP® precision amplifier family.

Features

(For $V_S = 5V$, typical unless otherwise noted)


■ Supply current	13 μ A
■ Propagation delay	4 μ s
■ Input offset voltage	0.3 mV
■ CMRR	100 dB
■ PSRR	100 dB
■ Positive and negative hysteresis control	
■ Adjustable hysteresis	1 mV/mV
■ Reference voltage	2.048V
■ Reference voltage accuracy	0.25%
■ Reference voltage source current	1 mA
■ Wide supply voltage range	2.7V to 12V
■ Operating temperature range ambient	-40°C to 125°C

Applications


- Precision threshold detection
- Battery monitoring
- Battery management systems
- Zero crossing detectors

Typical Application

Micropower Precision Battery Low Voltage Detector for 3 Cell Discharge Voltage



20175646



20175642

LMP® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)

Human Body Model	2000V
Machine Model	200V
V_{IN} Differential	$\pm V_S$
Supply Voltage ($V_S = V^+ - V^-$)	13.6V
Voltage at Input/Output Pins	$V^+ + 0.3V, V^- - 0.3V$
Storage Temperature Range	-65°C to +150°C

Junction Temperature (Note 3)	+150°C
Soldering Information	
Infrared or Convection (20 sec)	235°C
Wave Soldering Lead Temp. (10 sec)	260°C

Operating Ratings (Note 1)

Temperature Range (Note 3)	-40°C to 125°C
Supply Voltage ($V_S = V^+ - V^-$)	2.7V to 12V
Package Thermal Resistance (θ_{JA} (Note 3))	
8-Pin SOIC	166°C/W
8-Pin MSOP	235°C/W

2.7V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for $T_A = 25^\circ\text{C}$, $V^+ = 2.7\text{V}$, $V^- = 0\text{V}$, and $V_{CM} = V^+/2$, $R_{PULLUP} = 100\text{ k}\Omega$, $C_{LOAD} = 10\text{ pF}$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
I _S	Supply Current	R _{PULLUP} = Open		9	12 17	μA
Comparator						
V _{OS}	Input Offset Voltage	V _{CM} = V ⁺ /2		±0.07	±0.75 ±2	mV
TCV _{OS}	Input Offset Average Drift	(Note 8)		1.8		μV/°C
I _B	Input Bias Current (Note 7)	V _{ID} < 2.5V		1.2	3 4	nA
I _{OS}	Input Offset Current			0.15	0.5	nA
CMRR	Common Mode Rejection Ratio	1V < V _{CM} < 2.7V	80	100		dB
PSRR	Power Supply Rejection Ratio	V ⁺ = 2.7V to 12V	80	100		dB
V _{OL}	Output Low Voltage	I _{LOAD} = 10 mA		0.25	0.4 0.5	V
I _{LEAK}	Output Leakage Current	Comparator Output in High State		1		pA
HC _{LIN}	Hysteresis Control Voltage Linearity	0 < Ref-H _{YS} TP,N < 25 mV		1.000		mV/V
		25 mV < Ref-H _{YS} TP,N < 100 mV		0.950		
I _{HYS}	Hysteresis Leakage Current			1.2	3 4	nA
T _{PD}	Propagation Delay (High to Low)	Overdrive = 10 mV, C _L = 10 pF		12	17	μs
		Overdrive = 100 mV, C _L = 10 pF		4.5	7.6	
Reference						
V _O	Reference Voltage		2.043	2.048	2.053	V
	Line Regulation	V _{CC} = 2.7V to 12V		14	80	μV/V
	Load Regulation	I _{OUT} = 0 to 1 mA		0.2	0.5	mV/mA
TCV _{REF/°C}	Temperature Coefficient	−40°C to 125°C			55	ppm/°C
V _N	Output Noise Voltage	0.1 Hz to 10 Hz		80		μV _{PP}
		10 Hz to 10 kHz		100		μV _{RMS}

5V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for $T_A = 25^\circ\text{C}$, $V^+ = 5\text{V}$, $V^- = 0\text{V}$, and $V_{CM} = V^+/2$, $R_{PULLUP} = 100\text{ k}\Omega$, $C_{LOAD} = 10\text{ pF}$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
I _S	Supply Current	R _{PULLUP} = Open		10	13 18	μA
Comparator						
V _{OS}	Input Offset Voltage	V _{CM} = V+/2		±0.07	±0.75 ±2	mV
TCV _{OS}	Input Offset Average Drift	(Note 8)		1.8		μV/°C
I _B	Input Bias Current (Note 7)	V _{ID} < 2.5V		1.2	3 4	nA
I _{OS}	Input Offset Current			0.15	0.5	nA
CMRR	Common Mode Rejection Ratio	1 ≤ V _{CM} ≤ 5V	80	100		dB
PSRR	Power Supply Rejection Ratio	V+ = 2.7V to 12V	80	100		dB
V _{OL}	Output Voltage Low	I _{LOAD} = 10 mA		0.25	0.4	V
I _{LEAK}	Output Leakage Current	Comparator Output in High State		1		pA
HC _{LIN}	Hysteresis Control Voltage Linearity	0 < Ref-V _{HYS} TP,N < 25 mV		1.000		mV/V
		25 mV < Ref-V _{HYS} TP,N < 100 mV		0.950		
I _{HYS}	Hysteresis Leakage Current			1.2	3 4	nA
TPD	Propagation Delay (High to Low)	Overdrive = 10 mV, C _L = 10 pF		12	15	μs
		Overdrive = 100 mV, C _L = 10 pF		4	7	
Reference						
V _O	Reference Voltage		2.043	2.048	2.053	V
	Line Regulation	V _{CC} = 2.7V to 12V		14	80	μV/V
	Load Regulation	I _{OUT} = 0 to 1 mA		0.2	0.5	mV/mA
TCV _{REF/°C}	Temperature Coefficient	−40°C to 125°C			55	ppm/°C
V _N	Output Noise Voltage	0.1 Hz to 10 Hz		80		μV _{PP}
		10 Hz to 10 kHz		100		μV _{RMS}

12V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for $T_A = 25^\circ\text{C}$, $V^+ = 12\text{V}$, $V^- = 0\text{V}$, and $V_{CM} = V^+/2$, $R_{PULLUP} = 100\text{ k}\Omega$, $C_{LOAD} = 10\text{ pF}$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
I_S	Supply Current	$R_{PULLUP} = \text{Open}$		11	14 20	μA
Comparator						
V_{OS}	Input Offset Voltage	$V_{CM} = V^+/2$		± 0.08	± 0.75 ± 2	mV
TCV_{OS}	Input Offset Average Drift	(Note 8)		1.8		$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current (Note 7)	$ V_{ID} > 2.5\text{V}$		1.2	3 4	nA
I_{OS}	Input Offset Current			0.15	0.5	nA
CMRR	Common Mode Rejection Ratio	$1\text{V} \leq V_{CM} \leq 12\text{V}$	80	100		dB
PSRR	Power Supply Rejection Ratio	$V^+ = 2.7\text{V}$ to 12V	80	100		dB
V_{OL}	Output Voltage Low	$I_{LOAD} = 10\text{ mA}$		0.25	0.4	V
I_{LEAK}	Output Leakage Current	Comparator Output in High State		1		pA

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
HC _{LIN}	Hysteresis Control Voltage Linearity	0 < Ref-V _{+HYS} TP,N < 25 mV		1.000		mV/V
		25 mV < Ref-V _{+HYS} TP,N < 100 mV		0.950		
I _{HYS}	Hysteresis Leakage Current			1.2	3 4	nA
TPD	Propagation Delay (High to Low)	Overdrive = 10 mV, C _L = 10 pF		11	15	μs
		Overdrive = 100 mV, C _L = 10 pF		3.5	6.8	
Reference						
V _O	Reference Voltage	T _J = 25°C	2.043	2.048	2.053	V
	Line Regulation	V _{CC} = 2.7V to 12V		14	80	μV/V
	Load Regulation	I _{OUT} = 0 to 1 mA		0.2	0.5	mV/mA
TCV _{REF/°C}	Temperature Coefficient	−40°C to +125°C			55	ppm/°C
V _N	Output Noise Voltage	0.1 Hz to 10 Hz		80		μV _{PP}
		10 Hz to 10 kHz		100		μV _{RMS}

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC). Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / θ_{JA}. All numbers apply for packages soldered directly onto a PC Board.

Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A.

Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.


Note 7: Positive current corresponds to current flowing into the device.

Note 8: Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes, by the total temperature change.

Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
8-Pin SOIC	LMP7300MA	LMP7300MA	95 Units/Rail	M08A
	LMP7300MAX		2.5k Units Tape and Reel	
8-Pin MSOP	LMP7300MM	C31A	1k Units Tape and Reel	MUA08A
	LMP7300MMX		3.5k Units Tape and Reel	

Connection Diagram




Pin Descriptions


Pin Name		Description
+IN	Non-Inverting Comparator Input	The +IN has a common-mode voltage range from 1V above the negative rail to, and including, the positive rail. Internal ESD diodes, connected from the +IN pin to the rails, protect the input stage from overvoltage. If the input voltage exceeds the rails, the diodes turn on and clamp the input to a safe level.
-IN	Inverting Comparator Input	The -IN has a common-mode voltage range from 1V above the negative rail to, and including, the positive rail. Internal ESD diodes, connected from the -IN pin to the rails, protects the input stage from overvoltage. If the input voltage exceeds the rails, the diodes turn on and clamp the input to a safe level.
GND	Ground	This pin may be connected to a negative DC voltage source for applications requiring a dual supply. If connected to a negative supply, decouple this pin with 0.1 μ F ceramic capacitor to ground. The internal reference output voltage is referenced to this pin. GND is the die substrate connection.
OUT	Comparator Output	The output is an open-collector. It can drive voltage loads by using a pullup resistor, or it can drive current loads by sinking a maximum output current. This pin may be taken to a maximum of +12V with respect to the ground pin, irrespective of supply voltage.
HYSTN	Negative Hysteresis Pin	This pin sets the lower trip voltage V_{IL} . The common mode range is from 1V above the negative rail to V_{CC} . The input signal must fall below V_{IL} for the comparator to switch from high to low state.
HYSTP	Positive Hysteresis pin	This pin sets the upper trip voltage V_{IH} . The common mode range is from 1V above the negative rail to V_{CC} . The input signal must rise above V_{IH} for the comparator to switch from low to high state.
REF	Reference Voltage Output Pin	This is the output pin of a 2.048V band gap precision reference.
V+	Positive Supply Terminal	The supply voltage range is 2.7V to 12V. Decouple this pin with 0.1 μ F ceramic capacitor to ground.

Typical Performance Characteristics


Supply Current vs. Supply Voltage




Output Low Voltage vs. Load Current




Output Low Voltage vs. Load Current




Output Low Voltage vs. Load Current




Reference Voltage vs. Supply Voltage




Reference Voltage vs. Source Current







20175637




20175638



20175640



20175641



20175642

Application Information

GENERAL DESCRIPTION

The LMP7300 is a unique combination of micropower and precision. The open collector comparator has low offset, high CMRR, high PSRR, programmable hysteresis and microamp supply current. The precision 2.048V reference provides a DAC or ADC with an accurate binary divisible voltage. The comparator and reference combination forms an ideal single IC solution for low power sensor or portable applications.

VOLTAGE REFERENCE

The reference output voltage is a band gap derived 2.048V that is trimmed to achieve typically 0.2% accuracy over the full operating temperature range of -40°C to 125°C . The trim procedure employs a curvature correction algorithm to compensate for the base emitter thermal nonlinearity inherent in band gap design topologies. The reference accuracy and the set resistor tolerance determine the magnitude and precision of the programmable hysteresis. In situations where reference noise filtering is required a $5\text{ }\mu\text{F}$ capacitor in series with a 190Ω resistor to ground are recommended.

COMPARATOR

Output Stage

The comparator employs an open collector output stage that can switch microamp loads for micropower precision threshold detection to applications requiring activating a solenoid, a lamp, or an LED. The wired-OR type output easily interfaces to TTL, CMOS, or multiple outputs, as in a window comparator application, over a range of 0.5V to 12V. The output is capable of driving greater than 10 mA output current and yet maintaining a saturation voltage below 0.4V over temperature. The supply current increases linearly when driving heavy loads so a pullup resistor of $100\text{ k}\Omega$ or greater is recommended for micropower applications.

Fault Detection Rate

The user's choice of a pullup resistor and capacitive load determines the minimum response time and the event detection rate. By optimizing overdrive, the pullup resistor and capacitive load fault update rates of 200 kHz to 250 kHz or greater can be achieved.

HYSTERESIS



False triggering on noise coupled into the signal path is a common problem for comparator based threshold detectors. One of the most effective solutions is to add hysteresis. Hysteresis is a circuit signal path characteristic where an amplitude delay is introduced to the normal input. Positive hysteresis forces the signal to pass the normal switch point before the output makes a low to high transition while negative hysteresis does the opposite. This is a memory effect. The comparator behaves differently based on which direction the signal is going.

The LM7300 has been designed with a unique way of introducing hysteresis. The set points are completely independent of each other, the power supply, and the input or output conditions. The HYSTP pin sets positive hysteresis and the HYSTN pin sets the negative hysteresis in a simple way using two resistors. The pins can be tied together for the same hysteresis or tied to separate voltage taps for asymmetric hysteresis, or tied to the reference for no hysteresis. When the precision reference is used to drive the voltage tap resistor divider precise, stable threshold levels can be obtained. The maximum recommended hysteresis is about 130 mV. This

places the HYSTP and HYSTN pin voltages at $V_{\text{REF}} - 130\text{ mV}$ which is approximately the center of their input common mode range at 2.7V. For the typical example, a differential input signal voltage, V_{IN} , is applied between INP and INN, the non-inverting and inverting inputs of the comparator. A DC switch or threshold voltage, V_{TH} , is set on the negative input to keep the output off when the signal is above and on when it goes below this level. For a precision threshold tie the INN pin to V_{REF} . With the output, off the circuit is in the minimum power state. Figure 1 through Figure 5 demonstrate the different configurations for setting the upper threshold V_{IH} and the lower threshold V_{IL} and their relationship to the input trip point V_{REF} , by the following formulas.

$$V_{\text{IL}} = V_{\text{REF}} - V_{\text{REF}} \left(\frac{R_1}{R_1 + R_2} \right)$$

$$V_{\text{IH}} = V_{\text{REF}} + V_{\text{REF}} \left(\frac{R_1}{R_1 + R_2} \right)$$



When $V_{\text{ID}} = 0$, $\text{INN} = \text{INP} = V_{\text{TH}}$

FIGURE 1. Typical Micropower Application to Set Asymmetric Positive and Negative Hysteresis of -10 mV , $+3\text{ mV}$

Figure 2 shows the configuration with no hysteresis when the HYSTP and HYSTN pins are connected together to V_{REF} . This configuration is not recommended because it has the highest level of false triggers due to the system noise.





FIGURE 2. Typical Configuration for No Hysteresis

Figure 3 shows the configuration with symmetric hysteresis when the HYSTP and HYSTN pins are connected to the same voltage that is less than V_{REF} . The two trip points set a hysteresis band around the input threshold voltage V_{REF} , such that the positive band is equal to the negative band.

This configuration controls the false triggering mentioned in Figure 2. Symmetric hysteresis values less than 5mV to 10 mV are recommended for precise level detection applications.







FIGURE 3. Symmetric Hysteresis ± 5 mV

Figure 4 shows the case for negative hysteresis by biasing only the HYSN pin to a voltage less than V_{REF} .



20175618

(a)




20175616

(b)


FIGURE 4. Typical Configuration for Negative Hysteresis = -10 mV

The case for setting only a positive hysteresis is demonstrated in Figure 5.



20175622

(a)




20175620

(b)

FIGURE 5. Connections for Positive Hysteresis = +10 mV

In the general case, as demonstrated with both positive and negative hysteresis bands in *Figure 6*, noise within these bands will have no effect on the state of the comparator output. In Example #1 the noise is well behaved and in band. The output is clean and well behaved. In Example #2, a significant amount of out of band noise is present but due to hysteresis no false triggers occur on the rising positive or falling negative edges. The hysteresis forces the signal level to move higher or lower before the output is set to the opposite state.



20175628

FIGURE 6. Output Response with Input Noise Less than Hysteresis Band

How Much Hysteresis Is Correct?

An effective way of determining the minimum hysteresis necessary for clean switching is to decrease the amount of hysteresis until false triggering is observed, and then use a multiple of say three times that amount of hysteresis in the final circuit. This is most easily accomplished in the bread-

board phase by making R_1 and R_2 potentiometers. For applications near or above $+100^\circ\text{C}$ a minimum of 5 mV hysteresis is recommended due to peaking of the LMP7300 noise sensitivity at high temperatures.

LAYOUT RECOMMENDATIONS

A good PCB layout is always important to reduce output to input coupling. Positive feedback noise reduces performance. For the LMP7300 output coupling is minimized by the unique package pinout. The output is kept away from the non-inverting and inverting inputs, the reference and the hysteresis pins.


EVALUATION BOARDS

National Semiconductor provides the following PCB boards as an aid in evaluating the LMP7300 performance.

Device	Package	Evaluation Board Ordering ID
LMP7300MA	8-Pin SOIC	LMP7300MA-EVAL
LMP7300MM	8-Pin MSOP	LMP7300MM-EVAL

WINDOW COMPARATOR

Figure 8 shows two LMP7300s configured as a micropower window detector in a temperature level detection application. The circuit shown monitors the ambient temperature change. If the temperature rises outside the 15°C to 35°C window, either comparator 1 for high temp, or comparator 2 for low temp, will set low, indicating a fault condition has occurred. The open collector outputs are pulled up separately but can be wire-OR'd for a single fault indication. If the temperature returns inside the window it must overcome the 22 mV asymmetric hysteresis band established on either comparator. For the high side the temperature must drop below 34°C and for the low side the temperature must rise above 16°C for the outputs to reset high and remove the fault indication. The temperature is sensed by a $30\text{ k}\Omega$ @ 25°C Omega Precision NTC Thermistor #44008 ($\pm 0.2\%$ tol).



20175629

FIGURE 7. Temperature Controlled Window Detector to Monitor Ambient Temperature


PRECISION HIGH TEMPERATURE SWITCH

The LMP7300 brings accuracy and stability to simple sensor switch applications. Figure 9 shows the LMP7300 setup in a high temperature switch configuration. The input bridge establishes the trip point at 85°C and the reset temperature at 80°C. The comparator is set up with positive hysteresis of 14.3 mV and no negative hysteresis. When the temperature is rising it trips at 85°C. The 14.3 mV hysteresis allows the temperature to drop to 80°C before reset.

The temperature sensor used is an Omega 44008 Precision NTC Thermistor. The 44008 has an accuracy of $\pm 0.2^\circ\text{C}$. The resistance at 85°C is 3270.9 Ω and at 80°C is 3840.2 Ω . The trip voltage threshold is established by one half of the bridge, which is the ratio of R_{ADJ} and R_{SET} . The input signal bias is set by the second half, which is the ratio of the thermistor resistance R_{TH} and R_{SET} . The resistance values are chosen for $\sim 50\text{ }\mu\text{A}$ bridge current to minimize the power in the thermistor. The thermistor specification states it has a $1^\circ\text{C}/\text{mW}$ dissipa-

tion error. The reference voltage establishes the supply voltage for the bridge to make the circuit independent of supply voltage variation. Capacitor C_1 establishes a low frequency pole at $F_{\text{CORNER}} = 1/(2\pi C_1 * 2(R_{\text{SET}}/R_{\text{ADJ}}))$. With the resistance values chosen C_1 should be selected for $F_c < 10\text{ Hz}$. This will limit the thermal noise in the bridge.

The accuracy of the circuit can be calculated from the nearest resistance values chosen. For 1% resistors R_{ADJ} is 3.24 k Ω , and R_{SET} is 78.7 k Ω . The bridge gain becomes 2.488 mV/C at 85°C. In general, the higher the bridge current is allowed to be, the higher the bridge gain will be. The actual trip point found during simulation is 85.3°C and the reset point is 80.04°C. With the values chosen the worst case trip temperature uncertainty is $\pm 1.451^\circ\text{C}$ and the reset uncertainty is $\pm 1.548^\circ\text{C}$. Accuracy could be maximized with resistors chosen to 0.1% values, 0.1% tolerance and by using the 0.1% model of the Omega 44008 thermistor.




20175647

FIGURE 8. Precision High Temperature Switch

MICROPOWER PRECISION BATTERY LOW VOLTAGE DETECTOR

The ability of the LMP7300 to operate at very low supply voltages, makes it an ideal choice for low battery detection application in portable equipment. The circuit in Figure 9 performs the function of low voltage threshold detection in a 3 cell 0.9V discharge voltage, battery monitor application. R_1 and R_2 are chosen to set the inverting input voltage equal

to the non-inverting input voltage when the battery voltage is equal to the minimum operating voltage of the system. Here, the very precise reference output voltage is directly connected to the non-inverting input on the comparator and sets an accurate threshold voltage. The hysteresis is set to 0 mV negative and 20 mV positive. The output is off for voltages higher than the minimum V_{BATT} , and turns on when the circuit detects a minimum battery voltage condition.



$$\text{The LED turns on when } V_{\text{BATT}} \times \frac{R_2}{R_1 + R_2} \leq V_{\text{REF}}$$

$$\text{so, if } \frac{V_{\text{REF}}}{V_{\text{BATT}}} = \alpha \text{ and } R_2 \text{ is known,}$$

$$\text{then, } R_1 = R_2 \left(\frac{1 - \alpha}{\alpha} \right) = R_2 \left(\frac{V_{\text{BATT}} - V_{\text{REF}}}{V_{\text{REF}}} \right)$$

As an example:



$$V_{\text{REF}} = 2.048\text{V}, V_{\text{BATTLow}} = +2.7\text{V}, R_2 = 1\text{ M}\Omega$$

$$\text{then } R_1 = 318.4\text{ k}\Omega$$



20175631

FIGURE 9. Battery Voltage Monitor for 3 Cell Discharge Voltage



Figure 1: Dimensions of the test specimen. The diagram shows a rectangular specimen with dimensions and tolerances. Top width: 0.189 - 0.197 (4.800 - 5.004). Left height: 0.228 - 0.244 (5.791 - 6.198). Right height: 0.010 MAX (0.254). Bottom width: 30° TYP. Lead no. 1 is identified. Pin numbers 1 through 8 are shown.



8-Pin SOIC
NS Package Number M08A



LAND PATTERN RECOMMENDATION



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

8-Pin MSOP
NS Package Number MUA08A

MUA08A (Rev E)

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Customer
Support Center**
Email:
new.feedback@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Customer Support Center**
Fax: +49 (0) 180-530-85-86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +49 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia
Pacific Customer Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Customer Support Center**
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560