





CEP9060R/CEB9060R CEF9060R

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP9060R	55V	10.5mΩ	100A	10V
CEB9060R	55V	10.5mΩ	100A	10V
CEF9060R	55V	10.5mΩ	100A ^e	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handling capability.
- Lead free product is acquired.
- TO-220 & TO-263 package & TO-220F full-pak for through hole.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	55		V
Gate-Source Voltage	V _{GS}	±20		V
Drain Current-Continuous	I _D	100	100 ^e	A
Drain Current-Pulsed ^a	I _{DM} ^f	300	300 ^e	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	200	75	W
		1.3	0.5	W/°C
Single Pulsed Avalanche Energy ^d	E _{AS}	480	480	mJ
Single Pulsed Avalanche Current ^d	I _{AS}	50	50	A
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 175		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	0.75	2	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W



CEP9060R/CEB9060R CEF9060R




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP9060R/CEB9060R CEF9060R




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve