

PRELIMINARY



DS1672

Low Voltage Serial Timekeeping Chip

FEATURES


- 32-bit counter
- 2-wire serial interface
- Automatic power-fail detect and switch circuitry
- Low-voltage operation
- Trickle charge capability
- Optional industrial temperature range -40°C to +85°C

ORDERING INFORMATION

DS1672X-X

- 2 2.0-Volt Operation
- 3 3.0-Volt Operation
- blank - 8-pin DIP
- S - 8-pin SOIC
- U - 8-pin μ SOP

PIN ASSIGNMENT



PIN DESCRIPTION

- | | |
|---------------------------------------|---------------------------|
| V _{CC} , V _{BACKUP} | - Power Supply Inputs |
| GND | - Ground |
| X1, X2 | - 32.768 kHz crystal pins |
| SCL | - Serial clock |
| SDA | - Serial data |
| $\overline{\text{RST}}$ | - Reset output |

DESCRIPTION

The DS1672 incorporates a 32-bit counter and power monitoring functions. The 32-bit counter is designed to count seconds and can be used to derive time of day, week, month, month, and year by using a software algorithm. A precision temperature-compensated reference and comparator circuit monitors the status of V_{CC}. When an out-of-tolerance condition occurs, an internal power-fail signal is generated which forces the reset to the active state. When V_{CC} returns to an in-tolerance condition, the reset signal is kept in the active state for 250 ms to allow the power supply and processor to stabilize.

OPERATION

The block diagram in Figure 1 shows the main elements of the DS1672. As shown, communications to and from the DS1672 occur serially over a 2-wire bi-directional bus. The DS1672 operates as a slave device on the serial bus. Access is obtained by implementing a START condition and providing a device identification code followed by a register address. Subsequent registers can be accessed sequentially until a STOP condition is executed.



DATA RETENTION MODE

The device is fully accessible and data can be written and read only when V_{CC} is greater than V_{PF} . However, when V_{CC} falls below V_{PF} , (point at which write protection occurs) the internal clock registers are blocked from any access. If V_{PF} is less than V_{BACKUP} , the device power is switched from V_{CC} to V_{BACKUP} when V_{CC} drops below V_{PF} . If V_{PF} is greater than V_{BACKUP} , the device power is switched from V_{CC} to V_{BACKUP} when V_{CC} drops below V_{BACKUP} . The registers are maintained from the V_{BACKUP} source until V_{CC} is returned to nominal levels.

OSCILLATOR CONTROL

The \overline{EOSC} bit (bit 7 of the control register) controls the oscillator when in back-up mode. This bit when set to logic 0 will start the oscillator. When this bit is set to a logic 1, the oscillator is stopped and the DS1672 is placed into a low-power standby mode with a current drain of less than 200 nanoamps when in back-up mode. When the DS1672 is powered by V_{CC} , the oscillator is always on regardless of the status of the \overline{EOSC} bit; however, the counter is incremented only when \overline{EOSC} is a logic 0.

CRYSTAL SELECTION

A standard 32.768 kHz quartz crystal should be directly connected to the X1 and X2 oscillator pins. The crystal selected for use should have a specified load capacitance (C_L) of 6 pF. For more information on crystal selection and crystal layout considerations, please consult Application Note 58, "Crystal Considerations with Dallas Real Time Clocks."

MICROPROCESSOR MONITOR

A temperature-compensated comparator circuit monitors the level of V_{CC} . When V_{CC} falls to the power-fail trip point, the \overline{RST} signal (open drain) is pulled active. When V_{CC} returns to nominal levels, the \overline{RST} signal is kept in the active state for 250 ms (typically) to allow the power supply and microprocessor to stabilize. Note, however, that if the \overline{EOSC} bit is set to a logic 1 (to disable the oscillator during write protection), the reset signal will be kept in an active state for 250 ms plus the start-up time of the oscillator.

TRICKLE CHARGER

The trickle charger is controlled by the trickle charge register. The simplified schematic of Figure 3 shows the basic components of the trickle charger. The trickle charge select (TCS) bit (bits 4-7) controls the selection of the trickle charger. In order to prevent accidental enabling, only a pattern on 1010 will enable the trickle charger. All other patterns will disable the trickle charger. The DS1672 powers up with the trickle charger disabled. The diode select (DS) bits (bits 2-3) select whether or not a diode is connected between V_{CC} and V_{BACKUP} . If DS is 01, no diode is selected or if DS is 10, a diode is selected. If DS is 00 or 11, the trickle charger is disabled independently of TCS. The RS bits (bits 0-1) select whether a resistor is connected between V_{CC} and V_{BACKUP} and what the value of the resistor is. The resistor selected by the resistor select (RS) bits is as follows:

RS Bits	Resistor	Typical Value
00	None	None
01	R1	100 Ω
10	R2	2 k Ω
11	R3	4 k Ω


If RS is 00, the trickle charger is disabled independently of TCS.

Diode and resistor selection is determined by the user according to the maximum current desired for battery or super cap charging. The maximum charging current can be calculated as illustrated in the following example. Assume that a system power supply of 3V is applied to V_{CC} and a super cap is connected to V_{BACKUP} . Also assume that the trickle charger has been enabled with a diode and resistor R2 between V_{CC} and V_{BACKUP} . The maximum current I_{max} would therefore be calculated as follows:

$$\begin{aligned} I_{max} &= (3.0V - \text{diode drop}) / R2 \\ &\sim (3.0V - 0.7V) / 2 \text{ k}\Omega \\ &\sim 1.2 \text{ mA} \end{aligned}$$

Obviously, as the super cap changes, the voltage drop between V_{CC} and V_{BACKUP} will decrease and therefore the charge current will decrease.

DS1672 PROGRAMMABLE TRICKLE CHARGER Figure 3



2-WIRE SERIAL DATA BUS

The DS1672 supports a bi-directional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a “master.” The devices that are controlled by the master are “slaves.” The bus must be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS1672 operates as a slave on the 2-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined (see Figure 4).

Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy: Both data and clock lines remain HIGH.

Start data transfer: A change in the state of the data line from high to low, while the clock line is high, defines a START condition.

Stop data transfer: A change in the state of the data line from low to high, while the clock line is high, defines a STOP condition.


Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal. The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between the START and the STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

DATA TRANSFER ON 2-WIRE SERIAL BUS Figure 4



Figures 5 and 6 detail how data transfer is accomplished on the 2-wire bus. Depending upon the state of the R/\bar{w} bit, two types of data transfer are possible:

1. **Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
2. **Data transfer from a slave transmitter to a master receiver.** The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a 'not acknowledge' is returned.


The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The DS1672 may operate in the following two modes:


1. **Slave receiver mode (DS1672 write mode):** Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit. The address byte is the first byte received after the START condition is generated by the master. The address byte contains the 7-bit DS1672 address, which is 1101000, followed by the direction bit (R/\bar{w}), which for a write is a 0. After receiving and decoding the address byte the DS1672 outputs an acknowledge on the SDA line. After the DS1672 acknowledges the slave address + write bit, the master transmits a register address to the DS1672. This will set the register pointer on the DS1672. The master will then begin transmitting each byte of data with the DS1672 acknowledging each byte received. The master will generate a STOP condition to terminate the data write.
2. **Slave transmitter mode (DS1672 read mode):** The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1672 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit. The

address byte is the first byte received after the START condition is generated by the master. The address byte contains the 7-bit DS1672 address, which is 1101000, followed by the direction bit (R/\bar{w}), which for a read is a 1. After receiving and decoding the address byte the DS1672 inputs an Acknowledge on the SDA line. The DS1672 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The DS1672 must receive a not acknowledge to end a read.

DATA WRITE – SLAVE RECEIVER MODE Figure 5



DATA READ – SLAVE TRANSMITTER MODE Figure 6



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground	-0.3V to +6.0V
Operating Temperature	0°C to 70°C
Storage Temperature	-55°C to +125°C
Soldering Temperature	260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage (DS1672-3) (DS1672-2)	V _{CC}	2.7	3.0	3.3	V	1
	V _{CC}	1.8	2.0	2.2	V	1
Logic 1	V _{IH}	0.7V _{CC}		V _{CC} + 0.5	V	1
Logic 0	V _{IL}	-0.5		0.3V _{CC}	V	1
Supply Voltage (DS1672-3) (DS1672-2)	V _{BACKUP}	2.0		3.6	V	1
	V _{BACKUP}	1.3		3.6	V	1

DC ELECTRICAL CHARACTERISTICS**DS1672-3** (0°C to 70°C; V_{CC} = 2.7 to 3.3V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	I _{CCA}			5	mA	7
Standby Current	I _{CCS}			500	μA	8
Timekeeping Current	I _{OSC}			1	μA	
Backup Standby Current (Oscillator Off)	I _{BACKUP}			200	nA	
Power-Fail Voltage	V _{PF}	2.5	2.6	2.7	V	1


DC ELECTRICAL CHARACTERISTICS**DS1672-2** (0°C to 70°C; V_{CC} = 1.8 to 2.2V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	I _{CCA}			3	mA	7
Standby Current	I _{CCS}			500	μA	9
Timekeeping Current	I _{OSC}			1	μA	
Backup Standby Current (Oscillator Off)	I _{BACKUP}			200	nA	
Power-Fail Voltage	V _{PF}	1.6	1.7	1.8	V	1


AC ELECTRICAL CHARACTERISTICS(0°C to 70°C; $V_{CC} > V_{PF}$)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES
SCL Clock Frequency	f_{SCL}	Fast Mode	100		400	kHz	
		Standard Mode			100		
Bus Free Time Between a STOP and START Condition	t_{BUF}	Fast Mode	1.3			μs	
		Standard Mode	4.7				
Hold Time (Repeated) START Condition	$t_{HD:STA}$	Fast Mode	0.6			μs	2
		Standard Mode	4.0				
LOW Period of SCL Clock	t_{LOW}	Fast Mode	1.3			μs	
		Standard Mode	4.7				
HIGH Period of SCL Clock	t_{HIGH}	Fast Mode	0.6			μs	
		Standard Mode	4.0				
Set-up Time for a Repeated START Condition	$t_{SU:STA}$	Fast Mode	0.6			μs	
		Standard Mode	4.7				
Data Hold Time	$t_{HD:DAT}$	Fast Mode	0		0.9	μs	3, 4
		Standard Mode	0				
Data Set-up Time	$t_{SU:DAT}$	Fast Mode	100			μs	10
		Standard Mode	250				
Rise Time of Both SDA and SCL Signals	t_R	Fast Mode	$20 + 0.1C_B$		300	ns	5
		Standard Mode			1000		
Fall Time of Both SDA and SCL Signals	t_F	Fast Mode	$20 + 0.1C_B$		300	ns	5
		Standard Mode			300		
Set-up Time for STOP Condition	$t_{SU:STO}$	Fast Mode	0.6			μs	
		Standard Mode	4.0				
Capacitive Load for each Bus Line	C_B				400	pF	5
I/O Capacitance	$C_{I/O}$			10		pF	

Timing Diagram Figure 7



POWER-UP/DOWN TIMING Figure 8



POWER-UP DOWN CHARACTERISTICS (0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V_{CC} Detect to \overline{RST} (V_{CC} Falling)	t_{RPD}			10	μs	
V_{CC} Detect to \overline{RST} (V_{CC} Rising)	t_{RPU}		250		ms	6
V_{CC} Fall Time; $V_{PF(MAX)}$ to $V_{PF(MIN)}$	t_F	300			μs	
V_{CC} Rise Time; $V_{PF(MIN)}$ to $V_{PF(MAX)}$	t_R	0			μs	




WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in write protection.

NOTES:


- All voltages are referenced to ground.
- After this period, the first clock pulse is generated.
- A device must internally provide a hold time of at least 300 ns for the SDA signal (referenced to the V_{IHMIN} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
- The maximum $t_{HD:DAT}$ has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.
- C_B - total capacitance of one bus line in pF.
- If the \overline{EOSC} bit in the Control Register is set to logic 1, t_{RPU} is equal to 250 ms plus the start-up time of the crystal oscillator.
- I_{CCA} – SCL clocking at max frequency = 400 kHz.
- I_{CCS} specified with $V_{CC} = 3.0V$ and SDA, SCL=3.0V.
- I_{CCS} specified with $V_{CC} = 2.0V$ and SDA, SCL=2.0V.
- A fast mode device can be used in a standard mode system, but the requirement $t_{SU:DAT} \geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_R \max + t_{SU:DAT} = 1000+250 = 1250$ ns before the SCL line is released.

8-PIN DIP



PKG	8-PIN	
DIM	MIN	MAX
A IN.	0.360	0.400
MM	9.14	10.16
B IN.	0.240	0.260
MM	6.10	6.60
C IN.	0.120	0.140
MM	3.05	3.56
D IN.	0.300	0.325
MM	7.62	8.26
E IN.	0.015	0.040
MM	0.38	1.02
F IN.	0.120	0.140
MM	3.04	3.56
G IN.	0.090	0.110
MM	2.29	2.79
H IN.	0.320	0.370
MM	8.13	9.40
J IN.	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.021
MM	0.38	0.53

8-PIN SOIC (150-MIL)



PKG	8-PIN (150-MIL)	
	MIN	MAX
A IN.	0.188	0.196
MM	4.78	4.98
B IN.	0.150	0.158
MM	3.81	4.01
C IN.	0.048	0.062
MM	1.22	1.57
E IN.	0.004	0.010
MM	0.10	0.25
F IN.	0.053	0.069
MM	1.35	1.75
G IN.	0.050 BSC	
MM	1.27 BSC	
H IN.	0.230	0.244
MM	5.84	6.20
J IN.	0.007	0.011
MM	0.18	0.28
K IN.	0.012	0.020
MM	0.30	0.51
L IN.	0.016	0.050
MM	0.41	1.27
phi	0°	8°