TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# T 6 C 6 1

## COLUMN DRIVER FOR A DOT MATRIX LCD

The T6C61 is a 160-channel-output column driver for an STN dot matrix LCD. The T6C61 features a 42-V LCD drive voltage and a 25-MHz maximum operating frequency. The T6C61 is able to drive LCD panels with a duty ratio of up to 1/480. It is recommended for use with the T6C14.

#### **FEATURES**

Display duty application : to 1/480

: 160 LCD drive signal

Data transfer : 8-bit bidirectional

Operating frequency :  $25MHz (V_{DD} = 4.5V)$ 

 $13MHz (V_{DD} = 2.7V)$ 

LCD drive voltage : 14 to 42V (max 45V)

Power supply voltage : 2.7 to 5.5V

: -20 to 75°C Operating temperature

LCD drive output resistance :  $700\Omega$  (typ.),  $1200\Omega$  (max) (20V, 1/13 bias)

: When/DSPOF is L, all LCD drive outputs (O1 to O160) remain at the Display-off function

Vς level.

Low power consumption : Cascade connection and auto enable transfer functions are available.

Unit: mm

T6C61	LEAD PITCH				
10001	IN	OUT			
(UAN, 3NS)	0.48	0.08			

Please contact Toshiba or an authorized Toshiba dealer for information on package dimensions.

TCP (Tape Carrier Package)


- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

  Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.


  Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction
- This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into
- oducts described in this document are subject to foreign exchange and foreign trade control laws. he information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA ORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

  he information contained herein is subject to change without notice.

#### **BLOCK DIAGRAM**



## **PIN ASSIGNMENT**



The above diagram shows the pin configuration of the LSI chip, not that of the tape carrier package.

## **PIN FUNCTIONS**

PIN NAME	1/0	FUNCTIONS	LEVEL
O1 to O160	Output	Output for LCD drive signal	V <sub>0</sub> to V <sub>5</sub>
EIO1, EIO2	1/0	Input/output for enable signal DIR selects In or Out. Connect EIO (IN) of 1st LSI to L For a cascade connection, connect EIO (OUT) to EIO (IN) of next LSI.	
DI1 to DI8	Input	Input for data signal	]
DIR	Input	(Direction) Input for data flow direction select	
/ DSPOF	Input	(Display Off)  / DSPOF = L : Display-off mode, (O1 to O160) remain at the V5 level.  / DSPOF = H : Function mode, (O1 to O160) are operational.	V <sub>DD</sub> to Vss
LP	Input	(Latch Pulse) Input for latch pulse Display data is latched on the falling edge of LP. When EIO (IN) = L, setting SCP·LP = H enables the 1st LSI.	
FR	Input	(Frame) Input for frame signal	
SCP (Shift Clock Pulse)		(Shift Clock Pulse) Input for shift clock pulse	
TEST	Input	(Test) Test: L or open	
$V_{DD}$	_	Power supply for internal logic (5V)	
V <sub>SS</sub> LOG	_	Power supply for internal logic (0V)	
VssL∙R	_	Power supply for LCD drive circuit	
V <sub>5</sub> L∙R	_	Power supply for LCD drive circuit	_
V <sub>3</sub> L∙R	_	Power supply for LCD drive circuit	_
V <sub>2</sub> L∙R		Power supply for LCD drive circuit	
V <sub>0</sub> L·R	_	Power supply for LCD drive circuit	
$V_{CC}L \cdot R$	_	Power supply for LCD drive circuit	

## RELATION BETWEEN FR, DATA INPUT AND OUTPUT LEVEL


FR	DATA INPUT (DI1~DI8)	/ DSPOF	OUTPUT LEVEL
Н	L	Н	V <sub>2</sub>
Н	Н	Н	V <sub>0</sub>
L	L	Н	٧3
L	Н	Н	V <sub>5</sub>
*	*	L	V <sub>5</sub>

<sup>\*</sup> Don't Care

## **DATA INPUT FORMAT**

DIR	ENABLE PIN		(* 1)	INPUT DATA LINE AND OUTPUT BUFFERS																				
Dirk	EIO1 EIO2	' '	DI1	DI2	DI3	DI4	DI5	DI6	DI7	DI8														
	H IN OU	INI	IN OUT	L	O160	O159	O158	O157	O156	O155	O154	O153												
		001		001	001	001	001	001	001	001	001	001	001	001	001	001	001	F	08	07	06	<b>O</b> 5	04	<b>O</b> 3
	I OUT IN	INI	L	01	O2	О3	04	O5	06	07	08													
L OUT	IN	F	O153	O154	O155	O156	O157	O158	O159	O160														

(\*1) L: LAST DATA F: FIRST DATA



T6C61 - 6

# **ABSOLUTE MAXIMUM RATINGS**

(Ensure that the following conditions are maintained,  $V_{CC} \ge V_0 \ge V_2 \ge V_3 \ge V_5 \ge V_{SS}$ )

ITEM	SYMBOL	PIN NAME	RATING	UNIT
Supply Voltage 1	$V_{DD}$	$V_{DD}$	-0.3 to 6.5	V
Supply Voltage 2	Vcc	V <sub>CC</sub> L/R	-0.3 to 45.0	V
Supply Voltage 3	V <sub>0</sub> , V <sub>2</sub>	$V_0L/R$ , $V_2L/R$	$-0.3$ to $V_{CC} + 0.3$	<
Supply Voltage 4	V3, V5	V <sub>3</sub> L/R, V <sub>5</sub> L/R	$-0.3$ to $V_{CC} + 0.3$	٧
Input Voltage	VIN	(*2)	-0.3 to V <sub>DD</sub> + 0.3	<
Operating Temperature	T <sub>opr</sub>	_	– 20 to 75	°C
Storage Temperature	$T_{stg}$	_	-40 to 125	°C

<sup>(\*2)</sup> SCP, FR, LP, DIR, EIO1, EIO2, DI1 to DI8, / DSPOF, TEST

#### **ELECTRICAL CHARACTERISTICS**

DC CHARACTERISTICS

(Unless otherwise noted,  $V_{SS} = 0V$ ,  $V_{DD} = 2.7$  to 5.5V,  $V_{CC} = 14$  to 42V,  $T_{a} = -20$  to 75°C)

			TECT							1		
ІТ	EM	SYMBOL	TEST CIR- CUIT	TE	TEST CONDITIONS		MIN	TYP.	MAX	UNIT	PIN NAME	
Supply Vo	ltage 1	$V_{DD}$	_		_	_	2.7	5.0	5.5		$V_{DD}$	
Supply Vo	ltage 2	Vcc	_		_	_	14	_	42		V <sub>CC</sub> L/R	
Input	H Level	V <sub>IH</sub>		_			0.8 V <sub>DD</sub>		V <sub>DD</sub>		SCP, FR, LP, DIR, EIO1, EIO2, DI1 to	
Voltage	L Level	V <sub>IL</sub>			_		0 — 0.2 V <sub>DD</sub>		V	DI8, / DSPOF, TEST		
Output	H Level	Voн		IOH = -0.5 mA			V <sub>DD</sub> - 0.5	_	$V_{DD}$		EIO1, EIO2	
Voltage L Level		VOL	I <sub>OL</sub> = 0.5mA			0	_	0.5		LIO1, LIO2		
	H Level	ROH		$V_{OUT} = V_0 - 0.5V$ (*3)		).5V (*3)		700	1200			
Output	M Level	ROM		$V_{OUT} = V_2 \pm 0.5V$ (*3)			-	700	1200	$\Omega$	O1 to O160	
Resistance			_	$V_{OUT} = V_3 \pm 0.5V$ (*3)				700 1200			01 10 0100	
	L Level	ROL		VOUT	= V <sub>5</sub> + (	).5V (*3)	-	700	1200			
Input Curr	ant	կլ	_	V <sub>DD</sub>	V <sub>C</sub> C	CONDITION	<b>–</b> 10		10	μΑ	V <sub>0</sub> L/R V <sub>2</sub> L/R	
input current		'IL		5.0	42	Standby	10			μΑ	V <sub>3</sub> L/R V <sub>5</sub> L/R	
Current Consumption		IDD		5.0	20	Function (*4)	_	_	5.0			
		Ope		2.7	20	4)		_	2.5	mA	V <sub>DD</sub>	
		lDD	_	5.0	20	Function (*5)	_	_	2.0	'''A	טטי	
				2.7	20	Tancaon ( 3)	_	_	1.0			
		ICC Leak		5.0	42	Standby	- 10		10	$\mu$ A	V <sub>CC</sub> L/R	

 $V_{CC} = 20V, 1/13 \text{ bias}$ 


 $f_{\text{SCP}} = 13 \text{MHz}$ ,  $f_{\text{LP}} = 54 \text{kHz}$ ,  $f_{\text{FR}} = 13.5 \text{kHz}$ ,  $f_{\text{EIO}} = 650 \text{kHz}$ Data Format : every bit inverted, while internal data receiver is operating

Data Format: every bit inverted, while internal data receiver is sleeping

<sup>(\*4)</sup> 

 $f_{SCP} = 13MHz$ ,  $f_{LP} = 54kHz$ ,  $f_{FR} = 13.5kHz$ (\*5)

#### **AC CHARACTERISTICS**



TEST CONDITIONS (1) ( $V_{SS} = 0V$ ,  $V_{DD} = 4.5$  to 5.5V,  $V_{CC} = 14$  to 42V,  $T_{a} = -20$  to 75°C)

ITEM	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Clock Cycle	t <sub>C</sub>	_	40	_	_	
SCP Pulse Width	<sup>t</sup> CWH	_	15	_	_	
Sci Tuise Width	<sup>t</sup> CWL	_	15	_	_	
Data Set-Up Time	t <sub>DSU</sub>	_	10	_	_	
Data Hold Time	<sup>t</sup> DHD	_	10	_	_	
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	_	_	(*6)	
LP Rise Time	t <sub>LRP</sub>	_	15	_	_	
LP Fall Time	t <sub>LFP</sub>	_	10	_	_	
LP Pulse Width	t <sub>LW</sub>	_	10	_	_	
SCP-to-LP Delay Time	tsL	_	5	_	_	ns
LP-to-SCP Delay Time	tLS	_	10	_	_	
EIO-IN Rise Time	tEIFP	_	20	_	_	
EIO-IN Pulse Width	t <sub>EIW</sub>	_	10	_	_	
SCP-to-EIO Delay Time	t <sub>SE</sub>	_	5	_	_	
EIO-OUT Delay Time	tEOD	(*7)	_	_	20	
Output Delay Time 1 (LP→OUT)	t <sub>pd1</sub>	_	_	_	400	
Output Delay Time 2 (FR→OUT)	t <sub>pd2</sub>	_	_	_	400	
Output Delay Time Variation	(*8)	_	_	0	30	

<sup>(\*6)</sup>  $t_r$ ,  $t_f \le (t_C - t_{CWH} - t_{CWL})/2$  and  $t_r$ ,  $t_f \le 50$ ns (\*8) Variation in  $t_{pd1}$  and  $t_{pd2}$ 

(\*7)  $C_L = 10pF$ 

TEST CONDITIONS (2) ( $V_{SS} = 0V$ ,  $V_{DD} = 2.7$  to 4.5V,  $V_{CC} = 14$  to 42V,  $T_{a} = -20$  to 75°C)

ITEM	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Clock Cycle	t <sub>C</sub>	_	76	_	_	
SCP Pulse Width	<sup>t</sup> CWH	1	30		1	
Ser Tuise Width	<sup>t</sup> CWL		30	_		
Data Set-up Time	t <sub>DSU</sub>	_	28	_	_	
Data Hold Time	<sup>t</sup> DHD	_	28	_	_	
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	_	_	(*9)	
LP Rise Time	t <sub>LRP</sub>	_	28	_	_	
LP Fall Time	tLFP	_	28	_	_	
LP Pulse Width	tLW	_	28	_	_	200
SCP-to-LP Delay Time	tSL	_	5	_	_	ns
LP-to-SCP Delay Time	tLS	_	10	_	_	
EIO-IN Rise Time	tEIFP	_	40	_	_	
EIO-IN Pulse Width	tEIW	_	28	_	_	
SCP-to-EIO Delay Time	t <sub>SE</sub>	_	5	_	_	
EIO-OUT Delay Time	tEOD	(*10)	_	_	35	
Output Delay Time 1 (LP→OUT)	t <sub>pd1</sub>	_	_	_	500	
Output Delay Time 2 (FR→OUT)	t <sub>pd2</sub>	_	_	_	500	
Output Delay Time Variation	(*11)	_	_	0	50	

<sup>(\*9)</sup>  $\begin{array}{ll} t_r,\; t_f\! \leq\! (t_C\!\!-\!t_{CWH}\!\!-\!t_{CWL})/2 \;\; \text{and} \;\; t_f\! \leq\! 50 \text{ns} \\ \text{(*10)} &\;\; C_L=10 \text{pF} \end{array}$ 

#### **NOTE**

Insert the bypass capacitor (0.1 $\mu$ F) between V<sub>DD</sub> and V<sub>SS</sub>, and between V<sub>CC</sub> and V<sub>SS</sub> to decrease power supply noise.

Place the bypass capacitor as close to the LSI as possible.

<sup>(\*11)</sup> Variation in tpd1 and tpd2