

TOSHIBA

JT6J14-AS

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

JT6J14-AS

COLUMN DRIVER FOR A DOT MATRIX LCD

The JT6J14-AS is a 120-channel-output column driver for a STN dot matrix LCD. The JT6J14-AS features 28 V LCD drive voltage and a 10MHz maximum operating frequency. The JT6J14-AS is able to drive LCD panels with a duty ratio of up to 1/160.

The JT6J14-AS is recommended for use with the JT6J15-AS row driver.

FEATURES


- Display duty application : to 1/160
- LCD drive signal : 120
- Data transfer : 4-bit bi-directional
- Maximum operating frequency : 10 MHz ($V_{DD} = 4.5\text{ V}$), 6.5 MHz ($V_{DD} = 2.7\text{ V}$)
- LCD drive Voltage : 11 to 28 V (maximum drive voltage = 30 V)
- Power supply voltage : 2.7 to 5.5 V
- Operating temperature : -20 to 75°C
- LCD drive output resistance : 2.2 k Ω Max ($V_0 = 12.8\text{ V}$, 1/7 to 1/14 bias)
- Display-off function : When /DSPOF is "L", all LCD drive outputs (o1 to o120) remain at the V_{SS}/V_5 level.
- Low Power Consumption : Cascade connections and auto enable transfer functions are available.

980910EBM1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction. This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.




BLOCK DIAGRAM



PIN ASSIGNMENT

	102	101	100	99	98	97	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80	79	78	77	76	75	74	73	72	71	70	69		
o78	103																																	68	o43	
o79	104																																		67	o42
o80	105																																		66	o41
o81	106																																		65	o40
o82	107																																		64	o39
o83	108																																		63	o38
o84	109																																		62	o37
o85	110																																		61	o36
o86	111																																		60	o35
o87	112																																		59	o34
o88	113																																		58	o33
o89	114																																		57	o32
o90	115																																		56	o31
o91	116																																		55	o30
o92	117																																		54	o29
o93	118																																		53	o28
o94	119																																		52	o27
o95	120																																		51	o26
o96	121																																		50	o25
o97	122																																		49	o24
o98	123																																		48	o23
o99	124																																		47	o22
o100	125																																		46	o21
o101	126																																		45	o20
o102	127																																		44	o19
o103	128																																		43	o18
o104	129																																		42	o17
o105	130																																		41	o16
o106	131																																		40	o15
o107	132																																		39	o14
o108	133																																		38	o13
o109	134																																		37	o12
o110	135																																		36	o11
o111	136																																		35	o10
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34		
	o112	o113	o114	o115	o116	o117	o118	o119	o120	EIO2	SCP	FR	LP	VSS/V5	DIR	VDD	D14	D13	D12	D11	V0	V2	V3	EIO1	/DSPOF	o1	o2	o3	o4	o5	o6	o7	o8	o9		

JT6J14-AS
(CHIP TOP VIEW)



	X1	X2	X3
Dimensions (μm)	100	30	130

	Y1	Y2	Y3
Dimensions (μm)	100	30	130

PAD COORDINATES

Scribe width : 80 × 140 μm

Chip size : 5180 × 5240 μm (Including scribe width)

Number of PAD : 136 pcs

PAD size : 100 μm[□]

Palette edge coordinates 1 : -2550, -2550
 2 : -2550, 2550
 3 : 2550, 2550
 4 : 2550, -2550

Chip edge coordinates 1 : -2590, -2620
 2 : -2590, 2620
 3 : 2590, 2620
 4 : 2590, -2620

[Unit : μm]

No	PAD NAME	X POINT	Y POINT
1	o112	-2145	-2334
2	o113	-2015	-2334
3	o114	-1885	-2334
4	o115	-1755	-2334
5	o116	-1625	-2334
6	o117	-1495	-2334
7	o118	-1365	-2334
8	o119	-1235	-2334
9	o120	-1105	-2334
10	EI02	-975	-2334
11	SCP	-845	-2334
12	FR	-715	-2334
13	LP	-585	-2334
14	V _{SS} /V5	-455	-2334
15	DIR	-325	-2334
16	V _{DD}	-195	-2334
17	DI4	-65	-2334
18	DI3	65	-2334
19	DI2	195	-2334
20	DI1	325	-2334
21	V0	455	-2334
22	V2	585	-2334
23	V3	715	-2334
24	EIO1	845	-2334
25	/DSPOF	975	-2334
26	o1	1105	-2334
27	o2	1235	-2334
28	o3	1365	-2334
29	o4	1495	-2334
30	o5	1625	-2334
31	o6	1755	-2334
32	o7	1885	-2334
33	o8	2015	-2334

No	PAD NAME	X POINT	Y POINT
34	o9	2145	-2334
35	o10	2334	-2145
36	o11	2334	-2015
37	o12	2334	-1885
38	o13	2334	-1755
39	o14	2334	-1625
40	o15	2334	-1495
41	o16	2334	-1365
42	o17	2334	-1235
43	o18	2334	-1105
44	o19	2334	-975
45	o20	2334	-845
46	o21	2334	-715
47	o22	2334	-585
48	o23	2334	-455
49	o24	2334	-325
50	o25	2334	-195
51	o26	2334	-65
52	o27	2334	65
53	o28	2334	195
54	o29	2334	325
55	o30	2334	455
56	o31	2334	585
57	o32	2334	715
58	o33	2334	845
59	o34	2334	975
60	o35	2334	1105
61	o36	2334	1235
62	o37	2334	1365
63	o38	2334	1495
64	o39	2334	1625
65	o40	2334	1755
66	o41	2334	1885

No	PAD NAME	X POINT	Y POINT
67	o42	2334	2015
68	o43	2334	2145
69	o44	2145	2334
70	o45	2015	2334
71	o46	1885	2334
72	o47	1755	2334
73	o48	1625	2334
74	o49	1495	2334
75	o50	1365	2334
76	o51	1235	2334
77	o52	1105	2334
78	o53	975	2334
79	o54	845	2334
80	o55	715	2334
81	o56	585	2334
82	o57	455	2334
83	o58	325	2334
84	o59	195	2334
85	o60	65	2334
86	o61	- 65	2334
87	o62	- 195	2334
88	o63	- 325	2334
89	o64	- 455	2334
90	o65	- 585	2334
91	o66	- 715	2334
92	o67	- 845	2334
93	o68	- 975	2334
94	o69	- 1105	2334
95	o70	- 1235	2334
96	o71	- 1365	2334
97	o72	- 1495	2334
98	o73	- 1625	2334
99	o74	- 1755	2334
100	o75	- 1885	2334
101	o76	- 2015	2334

No	PAD NAME	X POINT	Y POINT
102	o77	- 2145	2334
103	o78	- 2334	2145
104	o79	- 2334	2015
105	o80	- 2334	1885
106	o81	- 2334	1755
107	o82	- 2334	1625
108	o83	- 2334	1495
109	o84	- 2334	1365
110	o85	- 2334	1235
111	o86	- 2334	1105
112	o87	- 2334	975
113	o88	- 2334	845
114	o89	- 2334	715
115	o90	- 2334	585
116	o91	- 2334	455
117	o92	- 2334	325
118	o93	- 2334	195
119	o94	- 2334	65
120	o95	- 2334	- 65
121	o96	- 2334	- 195
122	o97	- 2334	- 325
123	o98	- 2334	- 455
124	o99	- 2334	- 585
125	o100	- 2334	- 715
126	o101	- 2334	- 845
127	o102	- 2334	- 975
128	o103	- 2334	- 1105
129	o104	- 2334	- 1235
130	o105	- 2334	- 1365
131	o106	- 2334	- 1495
132	o107	- 2334	- 1625
133	o108	- 2334	- 1755
134	o109	- 2334	- 1885
135	o110	- 2334	- 2015
136	o111	- 2334	- 2145

PIN FUNCTIONS

PIN NAME	I/O	FUNCTIONS	SIGNAL VOLTAGE
o1 to o120	Output	Output for LCD drive signal	V ₀ to V _{SS} /V ₅
DI1 to DI4	Input	Input for shift data	V _{DD} to V _{SS} /V ₅
SCP	Input	(Shift Clock Pulse) Input of shift clock pulse It is latched in the shift data synchronously with the falling edge of SCP.	
FR	Input	(Frame) Input for frame signal	
LP	Input	(Latch Pulse) Input for shift clock pulse The display data is latched on the falling edge of LP. When EIO1 (input) = L, setting $\overline{SCP} \cdot LP = H$ enables the 1st LSI.	
DIR	Input	(Direction) Input for data flow direction select	
EIO1, EIO2	I/O	Input/Output for enable signal DIR selects Input or Output. Connect EIO1 (input) of 1st LSI to L. For a cascade connection, connect EIO2 (output) to EIO1 (input) of next LSI.	
/DSPOF	Input	(Display Off) "L" : Display-off mode, (o1 to o120) remain at the V _{SS} /V ₅ level. The latch output becomes non-illuminated data (V ₂ /V ₃ level) after display-off mode release. "H" : Display-on mode, (o1 to o120) are operational.	
V _{DD}	—	Power Supply for internal logic	—
V _{SS} /V ₅	—	Power Supply for internal logic	
V ₀ , V ₂ , V ₃	—	Power Supply of LCD drive circuit	

RELATIONSHIP BETWEEN FR, DATA INPUT AND OUTPUT LEVELS

FR	DATA INPUT (D11 to D14)	/DSPOF	OUTPUT LEVEL
L	L	H	V ₂
L	H	H	V ₀
H	L	H	V ₃
H	H	H	V _{SS} /V ₅
X	X	L	V _{SS} /V ₅


X: Don't care

DATA INPUT FORMAT


DIRECTION	ENABLE INPUT			DATA FORMAT			
	DIR	EIO1		EIO2	DI1	DI2	DI3
H	Input	Output	Last data	o120	o119	o118	o117
			First data	o4	o3	o2	o1
L	Output	Input	Last data	o1	o2	o3	o4
			First data	o117	o118	o119	o120

TIMING DIAGRAM

- Use of JT6J14-AS 2 pcs (DIR = "H")



- Use of JT6J14-AS 1 pc (DIR = "H")



ABSOLUTE MAXIMUM RATINGS

(Ensure that the following conditions are maintained, $V_0 \geq V_2 \geq V_3 \geq V_{SS}/V_5$)

ITEM	SYMBOL	PIN NAME	RATING	UNIT
Power Supply Voltage (1)	V_{DD}	V_{DD}	-0.3 to 6.0	V
Power Supply Voltage (2)	V_0	V_0	-0.3 to 30.0	V
Power Supply Voltage (3)	V_2, V_3	V_2, V_3	-0.3 to V_0	V
Input Voltage	V_{IN}	(Note 1)	-0.3 to V_{DD}	V
Operating Temperature	T_{opr}	—	-20 to 75	°C
Storage Temperature	T_{stg}	—	-40 to 125	°C

(Note 1) : SCP, FR, LP, DIR, EIO1, EIO2, DI1 to DI4, /DSPOF

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS

(Unless otherwise noted, $V_{SS} = 0V$, $V_{DD} = 2.7$ to $5.5V$, $V_0 = 11$ to $28V$, $T_a = -20$ to $75^\circ C$)

ITEM	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT	PIN NAME		
Supply Voltage (1)	V_{DD}	—	2.7	5.0	5.5	V	V_{DD}		
Supply Voltage (2)	V_0	—	11	—	28		V_0		
Input Voltage	"H" level	V_{IH}	0.8 V_{DD}	—	V_{DD}	V	SCP, FR, LP, DIR, EIO1, EIO2, DI1 to DI4, /DSPOF		
	"L" level	V_{IL}	0	—	0.2 V_{DD}				
Output Voltage	"H" level	V_{OH}	V_{DD} - 0.5	—	V_{DD}	V	EIO1, EIO2		
	"L" level	V_{OL}	0	—	0.5				
Output Resistance	"H" level	R_{OH}	$V_{OUT} = V_0 - 0.5V$ (Note 2)	—	1.2	kΩ	o1 to o120		
	"M" level	R_{OM}	$V_{OUT} = V_2 \pm 0.5V$ (Note 2)	—	1.2				
		R_{OM}	$V_{OUT} = V_3 \pm 0.5V$ (Note 2)	—	1.2				
	"L" level	R_{OL}	$V_{OUT} = V_{SS}/V_5 + 0.5V$ (Note 2)	—	1.2				
Input Current	I_{IL1}	$V_{IN} = 0$ to V_{DD}	-1.0	—	1.0	μA	SCP, FR, LP, DIR, EIO1, EIO2, DI1 to DI4, /DSPOF		
Current Consumption	IDD OPE	$V_{DD} = 5.5V$ $V_{DD} = 3.3V$	$V_0 = 28V$	During operations (Note 4)	—	250	500	μA	V_{DD}
					—	150	300		
	IDD ST/BY	$V_{DD} = 5.5V$ $V_{DD} = 3.3V$	$V_0 = 28V$	During operations (Note 5)	—	75	100		
					—	40	60		
	IDD LEAK	$V_{DD} = 5.5V$	$V_0 = 28V$	When no operation	—	—	1.0		
	IO OPE	$V_{DD} = 5.5V$	$V_0 = 28V$	During operations (Note 3)	—	110	150		
IO LEAK	$V_{DD} = 5.5V$	$V_0 = 28V$	When no operation	—	—	1.0			
							V_0		


(Note 2) : $V_0 = 12.8V$, 1/7 to 1/14 bias

(Note 3) : $f_{SCP} = 672kHz$, $f_{FP} = 70Hz$, $f_{FR} = 35Hz$, $f_{LP} = 11.2kHz$,
input data : every bit inverted, no load

(Note 4) : $f_{SCP} = 672kHz$, $f_{FP} = 70Hz$, $f_{FR} = 35Hz$, $f_{LP} = 11.2kHz$,
input data : every bit inverted, Internal data receiver operating, no load

(Note 5) : $f_{SCP} = 672kHz$, $f_{FP} = 70Hz$, $f_{FR} = 35Hz$, $f_{LP} = 11.2kHz$,
input data : every bit inverted, Internal data receiver sleeping, no load
 f_{FP} : screen switching frequency

AC CHARACTERISTICS



TEST CONDITIONS 1 : $t_{SCP} = t_{CWH} + t_{CWL} + t_r + t_f$
 (Unless otherwise noted, $V_{SS} = 0\text{ V}$, $V_{DD} = 4.5\text{ to }5.5\text{ V}$, $V_0 = 11\text{ to }28\text{ V}$, $T_a = -20\text{ to }75^\circ\text{C}$)

ITEM	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
SCP Cycle	t_{SCP}	—	100	—	ns
SCP Pulse Width	t_{CWH}	—	40	—	ns
SCP Pulse Width	t_{CWL}	—	40	—	
Data Set-up Time	t_{DSU}	—	15	—	
Data Hold Time	t_{DHD}	—	5	—	
SCP Rising / Falling Time	t_r, t_f	—	—	50	
LP Set-up Time	t_{LRP}	—	5	—	
LP Hold Time	t_{LFP}	—	15	—	
LP Pulse Width	t_{LW}	—	15	—	
SCP-Rise-to-LP-Rise Time	t_{SL}	—	10	—	
LP-Fall-to-SCP-Fall Time	t_{LS}	—	17	—	
EIO IN Set-up Time	t_{EIFP}	—	20	—	
EIO IN Hold Time	t_{EIW}	—	15	—	
SCP-Rise-to-EIO-Rise Time	t_{SE}	—	5	—	
EIO OUT Delay Time	t_{EOD}	(Note 6)	—	55	
Output Delay Time (LP → OUT)	t_{pd1}	—	—	400	
Output Delay Time (FR → OUT)	t_{pd2}	—	—	400	

(Note 6) : $C_L = 10\text{ pF}$

TEST CONDITIONS 2 : $t_{SCP} = t_{CWH} + t_{CWL} + t_r + t_f$
 (Unless otherwise noted, $V_{SS} = 0\text{ V}$, $V_{DD} = 2.7\text{ to }5.5\text{ V}$, $V_0 = 11\text{ to }28\text{ V}$, $T_a = -20\text{ to }75^\circ\text{C}$)

ITEM	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
SCP Cycle	t_{SCP}	—	154	—	ns
SCP Pulse Width	t_{CWH}	—	50	—	ns
SCP Pulse Width	t_{CWL}	—	50	—	
Data Set-up Time	t_{DSU}	—	30	—	
Data Hold Time	t_{DHD}	—	10	—	
SCP Rise / Fall Time	t_r, t_f	—	—	50	
LP Set-up Time	t_{LRP}	—	30	—	
LP Hold Time	t_{LFP}	—	30	—	
LP Pulse Width	t_{LW}	—	30	—	
SCP-Rise-to-LP-Rise Time	t_{SL}	—	20	—	
LP-Fall-to-SCP-Fall Time	t_{LS}	—	40	—	
EIO IN Set-up Time	t_{EIFP}	—	40	—	
EIO IN Hold Time	t_{EIW}	—	30	—	
SCP-Rise-to-EIO-Rise Time	t_{SE}	—	5	—	
EIO OUT Delay Time	t_{EOD}	(Note 7)	—	80	
Output Delay Time (LP → OUT)	t_{pd1}	—	—	500	
Output Delay Time (FR → OUT)	t_{pd2}	—	—	500	

(Note 7) : $C_L = 10\text{ pF}$