查询CY7C106供应商

YPRESS

捷多邦,专业PCB打样工厂,24小时加急出货

CY7C106 CY7C1006

Features

- High speed
- t_{AA} = 12 ns
- CMOS for optimum speed/power
- Low active power
 910 mW
- Low standby power — 275 mW
- 2.0V data retention (optional)
 100 μW
- Automatic power-down when deselected
- TTL-compatible inputs and outputs

Functional Description

The CY7C106 and CY7C1006 are high-performance CMOS static RAMs organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE),

256K x 4 Static RAM


an active LOW output enable (\overline{OE}) , and three-state drivers. These devices have an automatic power-down feature that reduces power consumption by more than 65% when the devices are deselected.

Writing to the devices is accomplished by taking chip enable (\overline{CE}) and write enable (\overline{WE}) inputs LOW. Data on the four I/O pins $(I/O_0 \text{ through } I/O_3)$ is then written into the location specified on the address pins $(A_0 \text{ through } A_{17})$.

Reading from the devices is accomplished by taking chip enable (\overline{CE}) and output enable (\overline{OE}) LOW while forcing write enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the four I/O pins.

The four input/output pins $(I/O_0 \text{ through } I/O_3)$ are placed in a high-impedance state when the devices are deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} and \overline{WE} LOW).

The CY7C106 is available in a standard 400-mil-wide SOJ; the CY7C1006 is available in a standard 300-mil-wide SOJ.



Selection Guide

1.0

510 2 LA .	7C106-12 7C1006-12	7C106-15 7C1006-15	7C106-20 7C1006-20	7C106-25 7C1006-25	7C106-35
Maximum Access Time (ns)	12	15	20	25	35
Maximum Operating Current (mA)	165	155	145	130	125
Maximum Standby Current (mA)	50	30	30	30	25

pdf.dzsc.com



CY7C106 CY7C1006

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied-55°C to +125°C Supply Voltage on V_{CC} Relative to $GND^{[1]}\,....\,-\!0.5V$ to +7.0V DC Voltage Applied to Outputs in High Z State $^{[1]}$ -0.5V to V_{CC} + 0.5V DC Input Voltage^[1].....-0.5V to V_{CC} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}
Commercial	0°C to +70°C	5V ± 10%

Electrical Characteristics Over the Operating Range

					06-12)06-12		06-15 06-15		06-20 06-20	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 mA$	١	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} +0.3	2.2	V _{CC} +0.3	2.2	V _{CC} +0.3	V
V _{IL}	Input LOW Voltage ^[1]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \leq V_{I} \leq V_{CC},$ Output Disabled		-5	+5	-5	+5	-5	+5	μA
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND			-300		-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$			165		155		140	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} Max. \ V_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \ or \ V_{IN} \leq V_{IL}, \\ f = f_{MAX} \end{array}$			50		30		30	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l		10		10		10	mA
	Power-Down Current —CMOS Inputs	$\begin{array}{l} \text{CE} \geq V_{\text{CC}} - 0.3\text{V}, \\ \text{V}_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V} \\ \text{or } \text{V}_{\text{IN}} \leq 0.3\text{V}, \text{ f=0} \end{array}$	L		2		2		2	

Notes:

V_{IL}(min.) = -2.0V for pulse durations of less than 20 ns.
 T_A is the "instant on" case temperature.
 Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.



					106-25 1006-25	7C	106-35	
Parameter Description		Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[1]			-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{CC},$ Output Disabled		-5	+5	-5	+5	μA
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND			-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$			130		125	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} Max. \ V_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \ or \ V_{IN} \leq V_{IL}, \\ f = f_{MAX} \end{array}$			30		25	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l		10		10	mA
	Power-Down Current —CMOS Inputs		L		2		2	

Electrical Characteristics Over the Operating Range (continued)


Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN} : Addresses	Input Capacitance	$T_A = 25^{\circ}C$, f = 1 MHz,	7	pF
C _{IN} : Controls		$V_{CC} = 5.0V$	10	pF
C _{OUT}	Output Capacitance		10	pF

Note:

4. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms





Switching Characteristics Over the Operating Range^[5]

			06-12 06-12		06-15 06-15		06-20 06-20)6-25 06-25	7C10	06-35	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE											
t _{RC}	Read Cycle Time	12		15		20		25		35		ns
t _{AA}	Address to Data Valid		12		15		20		25		35	ns
t _{OHA}	Data Hold from Address Change	3		3		3		3		3		ns
t _{ACE}	CE LOW to Data Valid		12		15		20		25		35	ns
t _{DOE}	OE LOW to Data Valid		6		7		8		10		10	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[6,7]		6		7		8		10		10	ns
t _{LZCE}	CE LOW to Low Z ^[7]	3		3		3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[6,7]		6		7		8		10		10	ns
t _{PU}	CE LOW to Power-Up	0		0		0		0		0		ns
t _{PD}	CE HIGH to Power-Down		12		15		20		25		35	ns
WRITE CY	CLE ^[8,9]	•	•	•	•	•	•		•		•	
t _{WC}	Write Cycle Time	12		15		20		25		35		ns
t _{SCE}	CE LOW to Write End	10		12		15		20		25		ns
t _{AW}	Address Set-Up to Write End	10		12		15		20		25		ns
t _{HA}	Address Hold from Write End	0		0		0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		0		0		ns
t _{PWE}	WE Pulse Width	10		12		15		20		25		ns
t _{SD}	Data Set-Up to Write End	7		8		10		15		20		ns
t _{HD}	Data Hold from Write End	0		0		0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[7]	2		3		3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[6,7]		6		7		8		10		10	ns

Notes:

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{QL}/I_{OH} and 30–pF load capacitance. 5.

6. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.


At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 The internal write time of the memory is defined by the overlap of CE and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Data Retention Characteristics Over the Operating Range (L Version Only)


Parameter	Description	Conditions ^[10]	Min.	Max.	Unit
V _{DR}	V _{CC} for Data Retention		2.0		V
I _{CCDR}	Data Retention Current	$\frac{V_{CC}}{CE} = V_{DR} = 2.0V,$ $\overline{CE} \ge V_{CC} - 0.3V,$		50	μA
t _{CDR} ^[4]	Chip Deselect to Data Retention Time	$CE \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V \text{ or}$	0		ns
t _R ^[4]	Operation Recovery Time	$V_{\rm IN} \le 0.3V$	t _{RC}		ns


Data Retention Waveform



Switching Waveforms

Read Cycle No.1^[11, 12]





Read Cycle No. 2 (OE Controlled)^[12, 13]

Notes:

 10. No input may exceed V_{CC} +0.5V.


 11. Device is continuously selected, \overline{OE} and $\overline{CE} = V_{IL}$.

 12. WE is HIGH for read cycle.


 13. Address valid prior to or coincident with \overline{CE} transition LOW.



Switching Waveforms (continued) Write Cycle No. 1 (CE Controlled)^[14, 15]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)^[14, 15]




Notes:

If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
 Data I/O is high impedance if OE = V_{IH}.



Switching Waveforms (continued) Write Cycle No. 3 (WE Controlled, OE LOW)^[9, 15]



Truth Table

CE	OE	WE	Input/Output	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C106-12VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1006-12VC	V21	28-Lead (300-Mil) Molded SOJ	
15	CY7C106-15VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1006-15VC	V21	28-Lead (300-Mil) Molded SOJ	
20	CY7C106-20VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1006-20VC	V21	28-Lead (300-Mil) Molded SOJ	
25	CY7C106-25VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1006-25VC	V21	28-Lead (300-Mil) Molded SOJ	
35	CY7C106-35VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial

Contact factory for "L" version availability.

Document #: 38-00230-C



Package Diagrams



© Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize