



CYPRESS

CY7C341B

## 192-Macrocell MAX® EPLD

### Features

- 192 macrocells in 12 LABs
- 8 dedicated inputs, 64 bidirectional I/O pin
- Advanced 0.65-micron CMOS technology to increase performance
- Programmable interconnect array
- 384 expander product terms
- Available in 84-pin HLCC, PLCC, and PGA packages

### Functional Description

The CY7C341B is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device. The MAX architecture is 100% user-configurable, allowing the devices to accommodate a variety of independent logic functions.

The 192 macrocells in the CY7C341B are divided into 12 Logic Array Blocks (LABs), 16 per LAB. There are 384 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. Each LAB is interconnected with a programmable interconnect array, allowing all signals to be routed throughout the chip.

The speed and density of the CY7C341B allows it to be used in a wide range of applications, from replacement of large amounts of 7400-series TTL logic, to complex controllers and multifunction chips. With greater than 37 times the functionality of 20-pin PLDs, the CY7C341B allows the replacement of over 75 TTL devices. By replacing large amounts of logic, the CY7C341B reduces board space, part count, and increases system reliability.


Each LAB contains 16 macrocells. In LABs A, F, G, and L, 8 macrocells are connected to I/O pins and 8 are buried, while for LABs B, C, D, E, H, I, J, and K, 4 macrocells are connected to I/O pins and 12 are buried. Moreover, in addition to the I/O and buried macrocells, there are 32 single product term logic expanders in each LAB. Their use greatly enhances the capability of the macrocells without increasing the number of product terms in each macrocell.

### Logic Array Blocks

There are 12 logic array blocks in the CY7C341B. Each LAB consists of a macrocell array containing 16 macrocells, an expander product term array containing 32 expanders, and an I/O block. The LAB is fed by the programmable interconnect array and the dedicated input bus. All macrocell feedbacks go to the macrocell array, the expander array, and the programmable interconnect array. Expanders feed themselves and the macrocell array. All I/O feedbacks go to the programmable interconnect array so that they may be accessed by macrocells in other LABs as well as the macrocells in the LAB in which they are situated.

Externally, the CY7C341B provides 8 dedicated inputs, one of which may be used as a system clock. There are 64 I/O pins that may be individually configured for input, output, or bidirectional data flow.

### Typical $I_{CC}$ vs. $f_{MAX}$



### Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.

Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The result is ease of design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

### Design Recommendations

For proper operation, input and output pins must be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ . Unused inputs must always be tied to an appropriate logic level (either  $V_{CC}$  or GND). Each set of  $V_{CC}$  and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2  $\mu F$  must be connected between  $V_{CC}$  and GND. For the most effective decoupling, each  $V_{CC}$  pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.




### Design Security

The CY7C341B contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device

The CY7C341B is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.


The erasable nature of these devices allows test programs to be used and erased during early stages of the production flow. The devices also contain on-board logic test circuitry to allow verification of function and AC specification once encapsulated in non-windowed packages.

### Output Drive Current





C341B-2

Logic Block Diagram



3, 24, 45, 66 (B5, G2, K7, E10) V<sub>CC</sub>  
 18, 19, 39, 40, 60, 61, 81, 82 (E1, E2, K5, L5, G10, G11, A7, B7) GND

( ) – PERTAIN TO 84-PIN PGA PACKAGE

**Pin Configurations**

**Figure 1. CY7C341B Internal Timing Model**
**Selection Guide**

|                          | 7C341B-25 | 7C341B-35 |
|--------------------------|-----------|-----------|
| Maximum Access Time (ns) | 25        | 35        |



**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +135°C  
 Ambient Temperature with Power Applied .....-65°C to +135°C  
 Maximum Junction Temperature (Under Bias) ..... 150°C  
 Supply Voltage to Ground Potential<sup>[1]</sup> .....-2.0V to +7.0V

DC Output Current, per Pin<sup>[1]</sup> ..... -25 mA to +25 mA  
 DC Input Voltage<sup>[1]</sup> .....-2.0V to +7.0V

**Operating Range**

| Range      | Ambient Temperature | V <sub>CC</sub> |
|------------|---------------------|-----------------|
| Commercial | 0°C to +70°C        | 5V ± 5%         |
| Industrial | -40°C to +85°C      | 5V ± 10%        |

**Electrical Characteristics** Over the Operating Range



| Parameter                    | Description            | Test Conditions  | Min.      | Max.                 | Unit |
|------------------------------|------------------------|--|-----------|----------------------|------|
| V <sub>CC</sub>              | Output HIGH Voltage    | Maximum V <sub>CC</sub> rise time is 10 ms                       | 4.75(4.5) | 5.25(5.5)            | V    |
| V <sub>OH</sub>              | Output HIGH Voltage    | V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA <sup>[2]</sup> | 2.4       |                      | V    |
| V <sub>OL</sub>              | Output LOW Voltage     | V <sub>CC</sub> = Min., I <sub>OL</sub> = 8 mA <sup>[2]</sup>    |           | 0.45                 | V    |
| V <sub>IH</sub>              | Input HIGH Level       |  | 2.0       | V <sub>CC</sub> +0.3 | V    |
| V <sub>IL</sub>              | Input LOW Level        |  | -0.3      | 0.8                  | V    |
| I <sub>IX</sub>              | Input Current          | GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>                          | -10       | +10                  | μA   |
| I <sub>OZ</sub>              | Output Leakage Current | V <sub>O</sub> = V <sub>CC</sub> or GND                          | -40       | +40                  | μA   |
| t <sub>R</sub> (Recommended) | Input Rise Time        |  |           | 100                  | ns   |
| t <sub>F</sub> (Recommended) | Input Fall Time        |  |           | 100                  | ns   |

**Capacitance**

| Parameter        | Description        | Test Conditions                    | Max. | Unit |
|------------------|--------------------|------------------------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | V <sub>IN</sub> = 0V, f = 1.0 MHz  | 10   | pF   |
| C <sub>OUT</sub> | Output Capacitance | V <sub>OUT</sub> = 0V, f = 1.0 MHz | 20   | pF   |

**Notes:**

1. Minimum DC input is -0.3V. During transactions, the inputs may undershoot to -2.0V or overshoot to 7.0V for input currents less than 100 mA and periods shorter than 20 ns.
2. The I<sub>OH</sub> parameter refers to high-level TTL output current; the I<sub>OL</sub> parameter refers to low-level TTL output current.

**AC Test Loads and Waveforms**


Equivalent to: THÉVENIN EQUIVALENT (commercial/military)


**External Switching Characteristics Over the Operating Range**

| Parameter  | Description   | Com'l | 7C341B-25 |     | 7C341B-35 |     | Unit |
|------------|---|-------|-----------|-----|-----------|-----|------|
|            |   |       | Min.      | Max | Min.      | Max |      |
| $t_{PD1}$  | Dedicated Input to Combinatorial Output Delay <sup>[3]</sup>        | Com'l |           | 25  |           | 35  | ns   |
| $t_{PD2}$  | I/O Input to Combinatorial Output Delay <sup>[3]</sup>              | Com'l |           | 40  |           | 55  | ns   |
| $t_{SU}$   | Global Clock Set-up Time  | Com'l | 15        |     | 25        |     | ns   |
| $t_{CO1}$  | Synchronous Clock Input to Output Delay <sup>[3]</sup>              | Com'l |           | 14  |           | 20  | ns   |
| $t_H$      | Input Hold Time from Synchronous Clock Input                        | Com'l | 0         |     | 0         |     | ns   |
| $t_{WH}$   | Synchronous Clock Input High Time                                   | Com'l | 8         |     | 12.5      |     | ns   |
| $t_{WL}$   | Synchronous Clock Input Low Time                                    | Com'l | 8         |     | 12.5      |     | ns   |
| $f_{MAX}$  | Maximum Register Toggle Frequency <sup>[4]</sup>                    | Com'l | 62.5      |     | 40.0      |     | MHz  |
| $t_{ACO1}$ | Dedicated Asynchronous Clock Input to Output Delay <sup>[3]</sup>   | Com'l |           | 25  |           | 35  | ns   |
| $t_{AS1}$  | Dedicated Input or Feedback Set-up Time to Asynchronous Clock Input | Com'l | 5         |     | 10        |     | ns   |
| $t_{AH}$   | Input Hold Time from Asynchronous Clock Input                       | Com'l | 6         |     | 10        |     | ns   |
| $t_{AWH}$  | Asynchronous Clock Input HIGH Time <sup>[5]</sup>                   | Com'l | 11        |     | 16        |     | ns   |
| $t_{AWL}$  | Asynchronous Clock Input LOW Time <sup>[5]</sup>                    | Com'l | 9         |     | 14        |     | ns   |
| $t_{CNT}$  | Minimum Global Clock Period   | Com'l |           | 20  |           | 30  | ns   |
| $t_{ODH}$  | Output Data Hold Time After Clock                                   | Com'l | 2         |     | 2         |     | ns   |
| $f_{CNT}$  | Maximum Internal Global Clock Frequency <sup>[6]</sup>              | Com'l | 50        |     | 33.3      |     | MHz  |
| $t_{ACNT}$ | Minimum Internal Array Clock Frequency                              | Com'l |           | 20  |           | 30  | ns   |
| $f_{ACNT}$ | Maximum Internal Array Clock Frequency <sup>[6]</sup>               | Com'l | 50        |     | 33.3      |     | MHz  |

**Notes:**

3.  $C1 = 35$  pF.
4. The  $f_{MAX}$  values represent the highest frequency for pipeline data.
5. This parameter is measured with a positive-edge-triggered clock at the register. For negative-edge clocking, the  $t_{ACH}$  and  $t_{ACL}$  parameter must be swapped.
6. This parameter is measured with a 16-bit counter programmed into each LAB.




**Internal Switching Characteristics** Over the Operating Range


| Parameter          | Description   |       | 7C341B-25 |     | 7C341B-35 |     | Unit |
|--------------------|---|-------|-----------|-----|-----------|-----|------|
|                    |   |       | Min.      | Max | Min.      | Max |      |
| t <sub>IN</sub>    | Dedicated Input Pad and Buffer Delay                      | Com'l |           | 5   |           | 11  | ns   |
| t <sub>IO</sub>    | I/O Input Pad and Buffer Delay                            | Com'l |           | 6   |           | 11  | ns   |
| t <sub>EXP</sub>   | Expander Array Delay                                      | Com'l |           | 12  |           | 20  | ns   |
| t <sub>LAD</sub>   | Logic Array Data Delay                                    | Com'l |           | 12  |           | 14  | ns   |
| t <sub>LAC</sub>   | Logic Array Control Delay                                 | Com'l |           | 10  |           | 13  | ns   |
| t <sub>OD</sub>    | Output Buffer and Pad Delay <sup>[3]</sup>                | Com'l |           | 5   |           | 6   | ns   |
| t <sub>ZX</sub>    | Output Buffer Enable Delay <sup>[3]</sup>                 | Com'l |           | 10  |           | 13  | ns   |
| t <sub>XZ</sub>    | Output Buffer Disable Delay <sup>[7]</sup>                | Com'l |           | 10  |           | 13  | ns   |
| t <sub>RSU</sub>   | Register Set-Up Time Relative to Clock Signal at Register | Com'l | 6         |     | 12        |     | ns   |
| t <sub>RH</sub>    | Register Hold Time Relative to Clock Signal at Register   | Com'l | 4         |     | 8         |     | ns   |
| t <sub>LATCH</sub> | Flow-Through Latch Delay                                  | Com'l |           | 3   |           | 4   | ns   |
| t <sub>RD</sub>    | Register Delay  | Com'l |           | 1   |           | 2   | ns   |
| t <sub>COMB</sub>  | Transparent Mode Delay                                    | Com'l |           | 3   |           | 4   | ns   |
| t <sub>IC</sub>    | Asynchronous Clock Logic Delay                            | Com'l |           | 14  |           | 16  | ns   |
| t <sub>ICS</sub>   | Synchronous Clock Delay                                   | Com'l |           | 3   |           | 1   | ns   |
| t <sub>FD</sub>    | Feedback Delay  | Com'l |           | 1   |           | 2   | ns   |
| t <sub>PRE</sub>   | Asynchronous Register Preset Time                         | Com'l |           | 5   |           | 7   | ns   |
| t <sub>CLR</sub>   | Asynchronous Register Clear Time                          | Com'l |           | 5   |           | 7   | ns   |
| t <sub>PIA</sub>   | Programmable Interconnect Array Delay                     | Com'l |           | 14  |           | 20  | ns   |

**Note:**


7. C1 = 5 pF.

**Switching Waveforms**
**External Combinatorial**



C341B-10

**External Synchronous**



C341B-11

**External Asynchronous**



C341B-12

**Internal Combinatorial**



C341B-13

**Switching Waveforms (continued)**
**Internal Asynchronous**


C341B-14

**Internal Synchronous**


C341B-15

**Internal Synchronous**


C341B-16

**Ordering Information**


| Speed (ns) | Ordering Code    | Package Name | Package Type                         | Operating Range       |
|------------|------------------|--------------|--------------------------------------|-----------------------|
| 25         | CY7C341B-25HC/HI | H84          | 84-Lead Windowed Leaded Chip Carrier | Commercial/Industrial |
|            | CY7C341B-25JC/JI | J83          | 84-Lead Plastic Leaded Chip Carrier  |                       |
|            | CY7C341B-25RC/RI | R84          | 84-Lead Windowed Pin Grid Array      |                       |

**Ordering Information**

| Speed (ns) | Ordering Code    | Package Name | Package Type                         | Operating Range       |
|------------|------------------|--------------|--------------------------------------|-----------------------|
| 35         | CY7C341B-35HC/HI | H84          | 84-Lead Windowed Leaded Chip Carrier | Commercial/Industrial |
|            | CY7C341B-35JC/JI | J83          | 84-Lead Plastic Leaded Chip Carrier  |                       |
|            | CY7C341B-35RC/RI | R84          | 84-Lead Windowed Pin Grid Array      |                       |

Document #: 38-00137-H


MAX is a registered trademark of Altera Corporation.

**Package Diagrams**
**84-Lead Plastic Leaded Chip Carrier J83**


51-85006-A


Package Diagrams (continued)

84-Leaded Windowed Leaded Chip Carrier H84



Package Diagrams (continued)

84-Lead Windowed Pin Grid Array R84



51-80026-A