



# CY62127V

## 64K x 16 Static RAM

### Features

- 2.7V–3.6V operation
- CMOS for optimum speed/power
- Low active power (70 ns)
  - 198 mW (max.) (55 mA)
- Low standby power (70 ns, LL version)
  - 54 μW (max.) (15 μA)
- Automatic power-down when deselected
  - Power down either with  $\overline{CE}$  or  $\overline{BHE}$  and  $\overline{BLE}$  HIGH
- Independent control of Upper and Lower Bytes
- Available in 44-pin TSOP II (forward)

### Functional Description


The CY62127V is a high-performance CMOS Static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption by 99% when deselected. The device enters power-down mode when  $\overline{CE}$  is HIGH or when  $\overline{CE}$  is LOW and both  $\overline{BLE}$  and  $\overline{BHE}$  are HIGH.


Writing to the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this datasheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the  $\overline{BHE}$  and  $\overline{BLE}$  are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY62127V is available in standard 44-pin TSOP Type II (forward pinout) and mini-BGA packages.



**Pin Configurations (continued)**

**Selection Guide**

			62127V-55	62127V-70	Units
Maximum Access Time			55	70	ns
Maximum Operating Current			55	55	mA
Maximum CMOS Standby Current	Com'l	Std	0.3	0.3	mA
		L	50	50	μA
		LL	15	15	μA
	Ind'l	LL	30	30	μA

Shaded areas contain preliminary information.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with Power Applied ..... -55°C to +125°C

Supply Voltage on V<sub>CC</sub> to Relative GND<sup>[1]</sup> .... -0.5V to +4.6V

DC Voltage Applied to Outputs in High Z State<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

**Notes:**

1. V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
2. T<sub>A</sub> is the "Instant On" case temperature.

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V (per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

**Operating Range**



Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	2.7V-3.6V
Industrial	-40°C to +85°C	2.7V-3.6V

**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	62127V–55, 70			Unit	
			Min.	Typ. <sup>[3]</sup>	Max.		
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -1.0 \text{ mA}$	2.2			V	
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 2.1 \text{ mA}$			0.4	V	
$V_{IH}$	Input HIGH Voltage		2.0		$V_{CC} + 0.3$	V	
$V_{IL}$	Input LOW Voltage <sup>[1]</sup>		-0.3		0.4	V	
$I_{IX}$	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1		+1	$\mu\text{A}$	
$I_{OZ}$	Output Leakage Current	$GND \leq V_I \leq V_{CC}$ , Output Disabled	-1		+1	$\mu\text{A}$	
$I_{CC}$	$V_{CC}$ Operating Supply Current	$V_{CC} = \text{Max.},$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$			55	mA	
$I_{SB1}$	Automatic CE Power-Down Current —TTL Inputs	Max. $V_{CC}$ , $\overline{CE} \geq V_{IH}$ $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}, f = f_{MAX}$			2	mA	
$I_{SB2}$	Automatic CE Power-Down Current —CMOS Inputs	Max. $V_{CC}$ , $\overline{CE} \geq V_{CC} - 0.3\text{V},$ $V_{IN} \geq V_{CC} - 0.3\text{V},$ or $V_{IN} \leq 0.3\text{V}, f=0$	Std		0.3	mA	
			L		50	$\mu\text{A}$	
			Com'l	LL	0.5	15	$\mu\text{A}$
			Ind	LL	0.5	30	$\mu\text{A}$

**Capacitance<sup>[4]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}, f = 1 \text{ MHz},$ $V_{CC} = 3.3\text{V}$	9	pF
$C_{OUT}$	Output Capacitance		9	pF

**AC Test Loads and Waveforms**


Equivalent to: THÉVENIN EQUIVALENT



62127V-4

**Notes:**

- Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions ( $T_A = 25^\circ\text{C}, V_{CC} = 3.0\text{V}$ ). Parameters are guaranteed by design and characterization, and not 100% tested.
- Tested initially and after any design or process changes that may affect these parameters.

**Switching Characteristics<sup>[5]</sup> Over the Operating Range**

Parameter	Description	62127V-55		62127V-70		Unit
		Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>						
$t_{RC}$	Read Cycle Time	55		70		ns
$t_{AA}$	Address to Data Valid		55		70	ns
$t_{OHA}$	Data Hold from Address Change	10		10		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		55		70	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		25		35	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[7]</sup>	5		5		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[7]</sup>	10		10		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-Up	0		0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-Down		55		70	ns
$t_{DBE}$	Byte Enable to Data Valid		55		70	ns
$t_{LZBE}$	Byte Enable to LOW Z <sup>[7]</sup>	5		5		ns
$t_{HZBE}$	Byte Disable to HIGH Z <sup>[6, 7]</sup>		20		25	ns
<b>WRITE CYCLE<sup>[8]</sup></b>						
$t_{WC}$	Write Cycle Time	55		70		ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	45		60		ns
$t_{AW}$	Address Set-Up to Write End	45		60		ns
$t_{HA}$	Address Hold from Write End	0		0		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	40		50		ns
$t_{SD}$	Data Set-Up to Write End	25		30		ns
$t_{HD}$	Data Hold from Write End	0		0		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[7]</sup>	5		5		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[6, 7]</sup>		25		25	ns
$t_{BW}$	Byte Enable to End of Write	45		60		ns


Shaded areas contain preliminary information.

**Notes:**


- Test conditions assume signal transition time of 5ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30pF load capacitance.
- $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZWE}$ , and  $t_{HZBE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ ,  $t_{HZWE}$  is less than  $t_{LZWE}$ , and  $t_{HZBE}$  is less than  $t_{LZBE}$ , for any given device.
- The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. Refer to truth table for further conditions from BHE and BLE.

**Data Retention Characteristics** (Over the Operating Range for "L" and "LL" version only)

Parameter	Description	Conditions <sup>[9]</sup>	Min.	Typ	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2.0		3.6	V
$I_{CCDR}$	Data Retention Current	L	$V_{CC}=V_{DR}=3.0V,$ $CE \geq V_{CC} - 0.3V,$ $V_{IN} \geq V_{CC} - 0.3V$ or, $V_{IN} \leq 0.3V$	0.5	50	$\mu A$
		Com'l		0.5	15	$\mu A$
		Ind'l		0.5	30	$\mu A$
$t_{CDR}^{[4]}$	Chip Deselect to Data Retention Time		0			ns
$t_R$	Operation Recovery Time		$t_{RC}$			ns

**Data Retention Waveform**



62127V-5

**Switching Waveforms**
**Read Cycle No.1<sup>[10, 11]</sup>**



62127V-6

**Notes:**

9. No input may exceed  $V_{CC} + 0.3V$ .
10. Device is continuously selected.  $\overline{OE}$ ,  $CE$ ,  $BHE$ ,  $\overline{BLE} = V_{IL}$ .
11.  $WE$  is HIGH for read cycle.

**Switching Waveforms (continued)**
**Read Cycle No. 2 ( $\overline{OE}$  Controlled)**<sup>[11, 12, 13]</sup>



62127V-7

**Write Cycle No. 1 ( $\overline{CE}$  Controlled)**<sup>[13, 14]</sup>



62127V-8

**Notes:**

12. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
13. Data I/O is high impedance if  $\overline{OE} = V_{IH}$  or BHE and BLE =  $V_{IH}$ .
14. If CE, BHE, or BLE go HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[13, 14]</sup>**


62127V-9

**Write Cycle No.3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[13, 14]</sup>**


62127V-10

**Note:**

15. During this period the I/Os are in the output state and input signals should not be applied.

**Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>1</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Mode	Power
H	X	X	X	X	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	H	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	H	L	H	Data Out	High Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	H	H	L	High Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	X	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	X	L	L	H	Data In	High Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	X	L	H	L	High Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	H	H	L	L	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	X	X	H	H	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62127V-55ZC	Z44	44-Lead TSOP II	Commercial
	CY62127VL-55ZC	Z44	44-Lead TSOP II	
	CY62127VLL-55ZC	Z44	44-Lead TSOP II	
	CY62127VLL-55ZI	Z44	44-Lead TSOP II	
55	CY62127V-70BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	Commercial
	CY62127VL-70BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	
	CY62127VLL-70BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	
	CY62127VLL-70BAI	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	
70	CY62127V-70ZC	Z44	44-Lead TSOP II	Commercial
	CY62127VL-70ZC	Z44	44-Lead TSOP II	
	CY62127VLL-70ZC	Z44	44-Lead TSOP II	
	CY62127VLL-70ZI	Z44	44-Lead TSOP II	
70	CY62127V-70BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	Commercial
	CY62127VL-70BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	
	CY62127VLL-70BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	
	CY62127VLL-70BAI	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	


Shaded areas contain preliminary information.

Document #: 38-00686-A



Package Diagrams


48-Ball (7.00 mm x 7.00 mm) FBGA BA48




Package Diagrams (continued)

44-Pin TSOP II Z44



DIMENSION IN MM (INCH)  
MAX  
MIN



TOP VIEW



BOTTOM VIEW



51-85087-A