查询CY6264供应商

# 捷多邦,专业PCB打样工厂,24小时加急出货



# CY6264

### Features

- 55, 70 ns access times
- · CMOS for optimum speed/power
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected


### **Functional Description**

The CY6264 is a high-performance CMOS static RAM organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}_1$ ), an active HIGH chip enable ( $\overline{CE}_2$ ), and active LOW output enable ( $\overline{OE}$ ) and three-state drivers. Both devices have an automatic power-down feature ( $\overline{CE}_1$ ), reducing the power consumption by 8K x 8 Static RAM

over 70% when deselected. The CY6264 is packaged in a 450-mil (300-mil body) SOIC.

An active LOW write enable signal ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When  $\overline{CE}_1$  and  $\overline{WE}$  inputs are both LOW and  $CE_2$  is HIGH, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>12</sub>). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}_1$  and  $\overline{OE}$ active LOW,  $CE_2$  active HIGH, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable  $(\overline{WE})$  is HIGH. A die coat is used to insure alpha immunity.



### **Selection Guide**

	CY6264-55	CY6264-70
Maximum Access Time (ns)	55	70
Maximum Operating Current (mA)	100	100
to Standby Current (mA)	20/15	20/15
Shaded area contains advanced information.		

**T**pdf.dzsc.com



## CY6264

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> 0.5V to +7.0V DC Input Voltage <sup>[1]</sup> 0.5V to +7.0V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
Latch-Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%

### Electrical Characteristics Over the Operating Range

			626	6264-55		6264-70	
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	-5	+5	-5	+5	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_1 \le V_{CC},$ Output Disabled	-5	+5	-5	+5	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[2]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA		100		100	mA
I <sub>SB1</sub>	Automatic CE <sub>1</sub> Power–Down Current	Max. V <sub>CC</sub> , CE <sub>1</sub> ≥ V <sub>IH,</sub> Min. Duty Cycle=100%		20		20	mA
I <sub>SB2</sub>	Automatic CE <sub>1</sub> Power–Down Current	$\begin{array}{l} \text{Max. } V_{CC}, \overline{CE}_{\overline{1}} \geq V_{CC} - 0.3 \text{V}, \\ V_{\text{IN}} \geq V_{CC} - 0.3 \text{V or } V_{\text{IN}} \leq 0.3 \text{V} \end{array}$		15		15	mA

Shaded area contains advanced information.


### Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_{A} = 25^{\circ}C$ , f = 1 MHz,	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	7	pF

Notes:

Minimum voltage is equal to -3.0V for pulse durations less than 30 ns. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. Tested initially and after any design or process changes that may affect these parameters. 1. 2. 3.

### **AC Test Loads and Waveforms**





		626		626	6264-70	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE	•			•		_
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		5		ns
t <sub>ACE1</sub>	CE <sub>1</sub> LOW to Data Valid		55		70	ns
t <sub>ACE2</sub>	CE <sub>2</sub> HIGH to Data Valid		40		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z	3		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5]</sup>		20		30	ns
t <sub>LZCE1</sub>	CE <sub>1</sub> LOW to Low Z <sup>[6]</sup>	5		5		ns
t <sub>LZCE2</sub>	CE <sub>2</sub> HIGH to Low Z	3		5		ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH to High Z <sup>[5, 6]</sup> CE <sub>2</sub> LOW to High Z		20		30	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH to Power-Down		25		30	ns
WRITE CYCLE	<b>1</b>					
t <sub>WC</sub>	Write Cycle Time	50		70		ns
t <sub>SCE1</sub>	CE <sub>1</sub> LOW to Write End	40		60		ns
t <sub>SCE2</sub>	CE <sub>2</sub> HIGH to Write End	30		50		ns
t <sub>AW</sub>	Address Set-Up to Write End	40		55		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	25		40		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		35		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5]</sup>		20		30	ns
t <sub>LZWE</sub>	WE HIGH to Low Z	5		5		ns

### Switching Characteristics Over the Operating Range<sup>[4]</sup>

Shaded area contains advanced information.


Notes:

4. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 30-pF load capacitance.
5. t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
6. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> for any given device.
7. The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.




## CY6264

### **Switching Waveforms**



#### Read Cycle No. 2<sup>[10, 11]</sup> <u>CE</u>1 t<sub>RC</sub> $CE_2$ **t**ACE OE t<sub>HZOE</sub> t<sub>DOE</sub> - t<sub>HZCE</sub> **t**LZOE HIGH IMPEDANCE HIGH IMPEDANCE DATA OUT-DATA VALID t<sub>LZCE</sub> t<sub>PD</sub> tpu ICC V<sub>CC</sub> SUPPLY 50% 50% CURRENT - ISB CY6264-6

### Write Cycle No.1 (WE Controlled)<sup>[9, 11]</sup>




Notes:

<sup>8.</sup> Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .  $CE_2 = V_{IH}$ . 9. Address valid prior to or coincident with  $\overline{CE}$  transition LOW. 10. WE is HIGH for read cycle. 11. Data I/O is High Z if  $\overline{OE} = V_{IH}$ ,  $\overline{CE}_1 = V_{IH}$ , or  $\overline{WE} = V_{IL}$ .



### Switching Waveforms (continued)


### Write Cycle No. 2 (CE Controlled)<sup>[9, 11, 12]</sup>



#### Note:


12. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

### **Typical DC and AC Characteristics**





CYPRESS



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Input/Output	Mode
Н	Х	Х	Х	High Z	Deselect/Power-Down
Х	L	Х	Х	High Z	Deselect
L	Н	Н	L	Data Out	Read
L	Н	L	Х	Data In	Write
L	Н	Н	Н	High Z	Deselect

### **Address Designators**

Address Name	Address Function	Pin Number
A4	Х3	2
A5	X4	3
A6	X5	4
A7	X6	5
A8	X7	6
A9	Y1	7
A10	Y4	8
A11	Y3	9
A12	Y0	10
A0	Y2	21
A1	X0	23
A2	X1	24
A3	X2	25



# CY6264

### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY6264-55SC	S23	28-Lead 330-Mil SOIC <sup>[13]</sup>	Commercial
70	CY6264-70SC	S23	28-Lead 330-Mil SOIC <sup>[13]</sup>	Commercial
55	CY6264-55SNC	S22	28-Lead 300-Mil SOIC	Commercial
70	CY6264-70SNC	S22	28-Lead 300-Mil SOIC	Commercial


Shaded area contains advanced information.

Note:


13. Not recommended for new designs.

Document #: 38-00425-A

### **Package Diagrams**



DIMENSIONS IN INCHES MIN. MAX. LEAD COPLANARITY 0.004 MAX.




28-Lead 450-Mil (300-Mil Body Width) SOIC S22



# CY6264

### Package Diagrams (continued)



28-Lead (330-Mil) SOIC S23

© Cypress Semiconductor Corporation, 1996. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize