

## speed cess 12－Bit，40MHz Sampling ANALOG－TO－DIGITAL CONVERTER

## FEATURES

－LOW POWER：390mW
－INTERNAL REFERENCE
－WIDEBAND TRACK／HOLD：65MHz
－SINGLE＋5V SUPPLY
－PACKAGE：28－Lead SOIC and 28－Lead SSOP

## APPLICATIONS

－IF AND BASEBAND DIGITIZATION
－DIGITAL COMMUNICATIONS
－ULTRASOUND IMAGING
－GAMMA CAMERAS
－TEST INSTRUMENTATION
－CCD IMAGING
Copiers
Scanners
Cameras
－VIDEO DIGITIZING

## DESCRIPTION

The ADS 800 is a low power，monolithic $12-\mathrm{bit}, 40 \mathrm{MHz}$ analog－to－digital converter utilizing a small geometry CMOS process．This COMPLETE converter includes a 12－bit quantizer，wideband track／hold，reference and three－state outputs．It operates from a single +5 V power supply and can be configured to accept either differential or single－ended input signals．
The ADS800 employs digital error correction to pro－ vide excellent Nyquist differential linearity perfor－ mance for demanding imaging applications．Its low distortion，high SNR and high oversampling capability give it the extra margin needed for telecommunications， test instrumentation and video applications．
This high performance A／D converter is specified over temperature for AC and DC performance at a 40 MHz sampling rate．The ADS800 is available in 28－lead SOIC and SSOP packages．


## SPECIFICATIONS

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=40 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise/fall time, unless otherwise noted.

| PARAMETER | CONDITIONS | TEMP | ADS800U (SOIC) |  |  | ADS800E (SSOP) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Resolution <br> Specified Temperature Range Operating Temperature Range | $\mathrm{T}_{\text {Ambient }}$ <br> $T_{\text {Ambient }}$ |  | $\begin{gathered} 0 \\ -40 \\ \hline \end{gathered}$ | 12 | $\begin{aligned} & +70 \\ & +85 \end{aligned}$ | $\begin{gathered} *^{(1)} \\ * \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| ANALOG INPUT <br> Differential Full Scale Input Range <br> Common-Mode Voltage <br> Analog Input Bandwidth ( -3 dB ) <br> Small Signal <br> Full Power <br> Input Impedance | Both Inputs, $180^{\circ}$ Out of Phase <br> $-20 \mathrm{dBFS}{ }^{(2)}$ Input 0dBFS Input | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | +1.25 | $\begin{gathered} +2.25 \\ 400 \\ 65 \\ 1.25\|\mid 4 \end{gathered}$ | +3.25 | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * |  |
| DIGITAL INPUT Logic Family Convert Command | Start Conversion |  | TTL/HCT Compatible CMOS Falling Edge |  |  | TTL/HCT Compatible CMOS Falling Edge |  |  |  |
| ACCURACY ${ }^{(3)}$ <br> Gain Error <br> Gain Drift <br> Power Supply Rejection of Gain Input Offset Error Power Supply Rejection of Offset | $\begin{aligned} & \text { Delta }+V_{S}= \pm 5 \% \\ & \text { Delta }+V_{S}= \pm 5 \% \end{aligned}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \text { Full } \\ & +25^{\circ} \mathrm{C} \\ & \text { Full } \\ & +25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \pm 0.4 \\ & \pm 0.6 \\ & \pm 95 \\ & 0.01 \\ & \pm 2.6 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & \pm 1.5 \\ & \pm 2.5 \\ & \\ & 0.15 \\ & \pm 3.5 \\ & 0.15 \end{aligned}$ |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} \% \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \mathrm{FSR} / \% \\ \% \\ \% \mathrm{FSR} / \% \end{gathered}$ |
| CONVERSION CHARACTERISTICS <br> Sample Rate <br> Data Latency |  |  | 10k | 6.5 | 40M | * | * | * | Sample/s Convert Cycle |
| DYNAMIC CHARACTERISTICS <br> Differential Linearity Error $\begin{aligned} & f=500 \mathrm{kHz} \\ & \mathrm{f}=12 \mathrm{MHz} \end{aligned}$ <br> No Missing Codes Integral Linearity Error at $f=500 \mathrm{kHz}$ <br> Spurious-Free Dynamic Range (SFDR) $f=500 \mathrm{kHz} \text { (-1dBFS input) }$ $\mathrm{f}=12 \mathrm{MHz}(-1 \mathrm{dBFS} \text { input })$ <br> Two-Tone Intermodulation Distortion (IMD) ${ }^{(5)}$ $f=4.4 \mathrm{MHz}$ and 4.5 MHz ( -7 dBFS each tone) $\begin{aligned} & \text { Signal-to-Noise Ratio (SNR) } \\ & \begin{array}{ll} f=500 \mathrm{kHz} \quad \text { (-1dBFS input) } \\ f=12 \mathrm{MHz} & \text { (-1dBFS input) } \\ \text { Signal-to-(Noise + Distortion) (SINAD) } \\ f=500 \mathrm{kHz} \quad \text { (-1dBFS input) } \\ f=12 \mathrm{MHz} & \text { (-1dBFS input) } \end{array} \end{aligned}$ <br> Differential Gain Error Differential Phase Error Aperture Delay Time Aperture Jitter Overvoltage Recovery Time ${ }^{(6)}$ | $\begin{aligned} & t_{H}=13 n s^{(4)} \\ & t_{H}=13 n s^{(4)} \end{aligned}$ <br> NTSC or PAL NTSC or PAL <br> 1.5x Full Scale Input | $\begin{gathered} +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{aligned} & 65 \\ & 60 \\ & 58 \\ & 55 \\ & \\ & \\ & 61 \\ & 57 \\ & 61 \\ & 56 \end{aligned}$ $59$ $54$ $56$ $51$ | $\pm 0.6$ $\pm 0.8$ $\pm 0.4$ $\pm 0.5$ Guaranteed $\pm 1.9$ 72 66 61 61 -63 -62 64 63 62 62 63 64 58 57 0.5 0.1 2 7 2 | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ |  |  <br> $*$ <br> $\pm$ <br> $\pm 0.7$ <br> $\pm 0.8$ <br> Guaranteed <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ <br> $*$ |  | LSB LSB LSB LSB LSB LSB dBFS dBFS dBFS dBFS dBc $d B c$ $d B$ $d B$ $d B$ $d B$ dB $d B$ $d B$ $d B$ $\%$ degrees $n s$ ps rms $n s$ |

NOTE: (1) An asterisk (*) indicates same specifications as the ADS800U. (2) dBFS refers to dB below Full Scale. (3) Percentage accuracies are referred to the internal A/D Full Scale Range of 4Vp-p. (4) Refer to Timing Diagram footnotes for the guaranteed differential linearity performance and no missing codes condition for the SOIC and SSOP packages. (5) IMD is referred to the larger of the two input signals. If referred to the peak envelope signal ( $\approx 0 \mathrm{~dB}$ ), the intermodulation products will be 7dB lower. (6) No "rollover" of bits.

## SPECIFICATIONS (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=40 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise/fall time, unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multirow[b]{2}{*}{TEMP} \& \multicolumn{3}{|c|}{ADS800U (SOIC)} \& \multicolumn{3}{|c|}{ADS800E (SSOP)} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
OUTPUTS \\
Logic Family \\
Logic Coding
\end{tabular} \& \multirow{3}{*}{Logic Selectable Logic "LO", \(C_{L}=15 p F\) max Logic "HI",
\[
C_{L}=15 p F \max
\]} \& \& \multicolumn{3}{|l|}{TTL/HCT Compatible CMOS SOB or BTC} \& \multicolumn{3}{|l|}{TTL/HCT Compatible CMOS SOB or BTC} \& \\
\hline Logic Levels \& \& Full
Full \& \[
\begin{gathered}
0 \\
+2.5
\end{gathered}
\] \& \& 0.4
\[
+V_{S}
\] \& * \& \&  \& V
V \\
\hline 3-State Enable Time 3-State Disable Time \& \& Full \& \& 20
2 \& \[
\begin{aligned}
\& 40 \\
\& 10
\end{aligned}
\] \& \& * \& \[
\begin{aligned}
\& * \\
\& *
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{ns} \\
\& \mathrm{~ns}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY REQUIREMENTS \\
Supply Voltage: \(+\mathrm{V}_{\mathrm{S}}\) \\
Supply Current: +Is \\
Power Consumption \\
Thermal Resistance, \(\theta_{\mathrm{JA}}\) \\
28-Lead SOIC \\
28-Lead SSOP
\end{tabular} \& Operating Operating Operating Operating Operating \& \[
\begin{gathered}
\text { Full } \\
+25^{\circ} \mathrm{C} \\
\text { Full } \\
+25^{\circ} \mathrm{C} \\
\text { Full }
\end{gathered}
\] \& +4.75 \& +5.0
78
78
390
390

75 \& $$
\begin{gathered}
+5.25 \\
93 \\
97 \\
465 \\
485
\end{gathered}
$$ \& * \& $*$

$*$
$*$
$*$
$*$

50 \& $*$
$*$
$*$
$*$

$*$ \& | V |
| :--- |
| mA |
| mA |
| mW |
| mW |
| ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | <br>

\hline
\end{tabular}

* Specifications same as ADS800U.


## ABSOLUTE MAXIMUM RATINGS



NOTE: (1) Stresses above these ratings may permanently damage the device.

## PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE <br> DRAWING <br> NUMBER | $(1)$ |
| :--- | :---: | :---: | :---: |
| TEMPERATURE |  |  |  |
| RANGE |  |  |  |$|$

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

PIN CONFIGURATION


PIN DESCRIPTIONS

| PIN | DESIGNATOR | DESCRIPTION |
| :--- | :---: | :--- |
| 1 | GND | Ground |
| 2 | B1 | Bit 1, Most Significant Bit |
| 3 | B2 | Bit 2 |
| 4 | B3 | Bit 3 |
| 5 | B4 | Bit 4 |
| 6 | B5 | Bit 5 |
| 7 | B6 | Bit 6 |
| 8 | B7 | Bit 7 |
| 9 | B8 | Bit 8 |
| 10 | B9 | Bit 9 |
| 11 | B10 | Bit 10 |
| 12 | B11 | Bit 11 |
| 13 | B12 | Bit 12, Least Significant Bit |
| 14 | GND | Ground |
| 15 | $+V_{S}$ | +5V Power Supply |
| 16 | CLK | Convert Clock Input, 50\% Duty Cycle |
| 17 | + V $_{S}$ | +5V Power Supply |
| 18 | OE | HI: High Impedance State. LO or Floating: Nor- |
| 19 | MSBI | mal Operation. Internal pull-down resistors. |
|  |  | Most Significant Bit Inversion, HI: MSB inverted |
|  | for complementary output. LO or Floating: Straight |  |
|  |  | output. Internal pull-down resistors. |
| 20 | $+V_{S}$ | +5V Power Supply |
| 21 | REFB | Bottom Reference Bypass. For external bypass- |
|  |  | ing of internal +1.25V reference. |
| 22 | CM | Common-Mode Voltage. It is derived by (REFT + |
| 23 | REFT | REFB)/2. |
|  | Top Reference Bypass. For external bypassing |  |
| 24 | $+V_{S}$ | of internal +3.25V reference. |
| +5V Power Supply |  |  |
| 25 | GND | Ground |
| 26 | IN | Input |
| 27 | IN | Complementary Input |
| 28 | GND | Ground |
|  |  |  |

## TIMING DIAGRAM



## TYPICAL PERFORMANCE CURVES

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=40 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise/fall time, unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=40 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise/fall time, unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=40 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise/fall time, unless otherwise noted.


NOTE: $\mathrm{REFT}_{\text {EXT }}$ varied, REFB is fixed at the internal value of +1.25 V .


SIGNAL-TO-(NOISE + DISTORTION) vs TEMPERATURE


DYNAMIC PERFORMANCE vs DIFFERENTIAL FULL-SCALE INPUT RANGE


NOTE: $\mathrm{REFT}_{\text {EXT }}$ varied, REFB is fixed at the internal value of +1.25 V .


## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=40 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise/fall time, unless otherwise noted.



## THEORY OF OPERATION

The ADS800 is a high speed sampling analog-to-digital converter with pipelining. It uses a fully differential architecture and digital error correction to guarantee 12-bit resolution. The differential track/hold circuit is shown in Figure 1. The switches are controlled by an internal clock which has a non-overlapping two phase signal, $\phi 1$ and $\phi 2$. At the sampling time the input signal is sampled on the bottom plates of the input capacitors. In the next clock phase, $\phi 2$, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op amp output. At this time the charge redistributes between $\mathrm{C}_{\mathrm{I}}$ and $\mathrm{C}_{\mathrm{H}}$, completing one track/hold cycle. The differential output is a held DC representation of the analog input at the sample time. The track/hold circuit can also convert a single-ended input signal into a fully differential signal for the quantizer. The pipelined quantizer architecture has 11 stages with each stage containing a two-bit quantizer and a two bit digital-toanalog converter, as shown in Figure 2. Each two-bit quantizer stage converts on the edge of the sub-clock, which is twice the frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to


FIGURE 1. Input Track/Hold Configuration with Timing Signals.


FIGURE 2. Pipeline A/D Architecture.
time-align it with the data created from the following quantizer stages. This aligned data is fed into a digital error correction circuit which can adjust the output data based on the information found on the redundant bits. This technique gives the ADS800 excellent differential linearity and guarantees no missing codes at the 12-bit level.
Since there are two pipeline stages per external clock cycle, there is a 6.5 clock cycle data latency from the start convert signal to the valid output data. The output data is available in Straight Offset Binary (SOB) or Binary Two's Complement (BTC) format.

## THE ANALOG INPUT AND INTERNAL REFERENCE

The analog input of the ADS800 can be configured in various ways and driven with different circuits, depending on the nature of the signal and the level of performance desired. The ADS800 has an internal reference that sets the full scale input range of the A/D. The differential input range has each input centered around the common-mode of +2.25 V , with each of the two inputs having a full scale range of +1.25 V to +3.25 V . Since each input is 2 V peak-to-peak and $180^{\circ}$ out of phase with the other, a 4 V differential input signal to the quantizer results. As shown in Figure 3, the positive full scale reference (REFT) and the negative full scale (REFB) are brought out for external bypassing. In addition, the common-mode voltage (CM) may be used as a reference to provide the appropriate offset for the driving circuitry. However, care must be taken not to appreciably load this reference node. For more information regarding external references, single-ended input, and ADS800 drive circuits, refer to the applications section.


FIGURE 3. Internal Reference Structure.

## CLOCK REQUIREMENTS

The CLK pin accepts a CMOS level clock input. Both the rising and falling edges of the externally applied clock control the various interstage conversions in the pipeline. Therefore, the clock signal's jitter, rise/fall times and duty cycle can affect conversion performance.

- Low clock jitter is critical to SNR performance in fre-quency-domain signal environments.
- Clock rise and fall times should be as short as possible (<2ns for best performance).
- For most applications, the clock duty should be set to $50 \%$. However, for applications requiring no missing codes, a slight skew in the duty cycle will improve DNL performance for conversion rates $>35 \mathrm{MHz}$ and input frequencies $<2 \mathrm{MHz}$ (see Timing Diagram) in the SOIC package. For the best performance in the SSOP package, the clock should be skewed under all input frequencies with conversion rates $>35 \mathrm{MHz}$. A possible method for skewing the $50 \%$ duty cycle source is shown in Figure 4.


FIGURE 4. Clock Skew Circuit.

## DIGITAL OUTPUT DATA

The 12-bit output data is provided at CMOS logic levels. The standard output coding is Straight Offset Binary where a full scale input signal corresponds to all " 1 's" at the output. This condition is met with pin 19 "LO" or Floating due to an internal pull-down resistor. By applying a logic "HI" voltage to this pin, a Binary Two's Complement output will be provided where the most significant bit is inverted. The digital outputs of the ADS800 can be set to a high impedance state by driving $\overline{\mathrm{OE}}$ (pin 18) with a logic "HI". Normal operation is achieved with pin 18 "LO" or Floating due to internal pulldown resistors. This function is provided for testability purposes and is not meant to drive digital buses directly or be dynamically changed during the conversion process.

|  | OUTPU | CODE |
| :---: | :---: | :---: |
| DIFFERENTIAL INPUT ${ }^{(1)}$ | $\begin{array}{\|c\|} \hline \text { SOB } \\ \text { PIN } 19 \\ \text { FLOATING or LO } \end{array}$ | BTC PIN 19 HI |
| $+\mathrm{FS}(\mathrm{IN}=+3.25 \mathrm{~V}, \overline{\mathrm{IN}}=+1.25 \mathrm{~V}$ ) | 111111111111 | 011111111111 |
| +FS -1LSB | 111111111111 | 011111111111 |
| +FS -2LSB | 111111111110 | 011111111110 |
| +3/4 Full Scale | 111000000000 | 011000000000 |
| +1/2 Full Scale | 110000000000 | 010000000000 |
| +1/4 Full Scale | 101000000000 | 001000000000 |
| +1LSB | 100000000001 | 000000000001 |
| Bipolar Zero ( $\mathrm{IN}=\overline{\mathrm{N}}=+2.25 \mathrm{~V}$ ) | 100000000000 | 000000000000 |
| -1LSB | 01111111111 | 111111111111 |
| -1/4 Full Scale | 011000000000 | 111000000000 |
| -1/2 Full Scale | 010000000000 | 110000000000 |
| -3/4 Full Scale | 001000000000 | 101000000000 |
| -FS +1LSB | 000000000001 | 100000000001 |
| $-\mathrm{FS}(\mathrm{IN}=+1.25 \mathrm{~V}, \overline{\mathrm{IN}}=+3.25 \mathrm{~V}$ ) | 000000000000 | 100000000000 |
| Note: In the single-ended input mode, $+\mathrm{FS}=+4.25 \mathrm{~V}$ and $-\mathrm{FS}=+0.25 \mathrm{~V}$. |  |  |

TABLE I. Coding Table for the ADS800.

## APPLICATIONS

## DRIVING THE ADS800

The ADS800 has a differential input with a common-mode of +2.25 V . For AC-coupled applications, the simplest way to create this differential input is to drive the primary winding of a transformer with a single-ended input. A differential output is created on the secondary if the center tap is tied to the common-mode voltage of +2.25 V per Figure 5. This transformer-coupled input arrangement provides good high frequency AC performance. It is important to select a transformer that gives low distortion and does not exhibit core saturation at full scale voltage levels. Since the transformer does not appreciably load the ladder, there is no need to buffer the common-mode (CM) output in this instance. In general, it is advisable to keep the current draw from the CM output pin below $0.5 \mu \mathrm{~A}$ to avoid nonlinearity in the internal reference ladder. A FET input operational amplifier such as the OPA130 can provide a buffered reference for driving external circuitry. The analog IN and $\overline{\mathrm{IN}}$ inputs should be bypassed with 22 pF capacitors to minimize track/hold glitches and to improve high input frequency performance.
Figure 6 illustrates another possible low cost interface circuit which utilizes resistors and capacitors in place of a transformer. Depending on the signal bandwidth, the component values should be carefully selected in order to maintain the


FIGURE 5. AC-Coupled Single-Ended to Differential Drive Circuit Using a Transformer.
performance outlined in the data sheet. The input capacitors, $\mathrm{C}_{\text {IN }}$, and the input resistors, $\mathrm{R}_{\text {IN }}$, create a high-pass filter with the lower corner frequency at $\mathrm{f}_{\mathrm{C}}=1 /\left(2 \pi \mathrm{R}_{\mathrm{IN}} \mathrm{C}_{\mathrm{IN}}\right)$. The corner frequency can be reduced by either increasing the value of $\mathrm{R}_{\mathrm{IN}}$ or $\mathrm{C}_{\mathrm{IN}}$. If the circuit operates with a $50 \Omega$ or $75 \Omega$ impedance level, the resistors are fixed and only the value of the capacitor can be increased. Usually AC-coupling capacitors are electrolytic or tantalum capacitors with values of $1 \mu \mathrm{~F}$ or higher. It should be noted that these large capacitors become inductive with increased input frequency, which could lead to signal amplitude errors or oscillation. To maintain a low AC-coupling impedance throughout the signal band, a small value (e.g. $1 \mu \mathrm{~F}$ ) ceramic capacitor could be added in parallel with the polarized capacitor.
Capacitors $\mathrm{C}_{\mathrm{SH} 1}$ and $\mathrm{C}_{\mathrm{SH} 2}$ are used to minimize current glitches resulting from the switching in the input track and hold stage and to improve signal-to-noise performance. These capacitors can also be used to establish a low-pass filter and effectively reduce the noise bandwidth. In order to create a real pole, resistors $\mathrm{R}_{\text {SER } 1}$ and $\mathrm{R}_{\text {SER } 2}$ were added in series with each input. The cut-off frequency of the filter is determined by $\mathrm{f}_{\mathrm{C}}=1 /\left(2 \pi \mathrm{R}_{\mathrm{SER}} \cdot\left(\mathrm{C}_{\mathrm{SH}}+\mathrm{C}_{\mathrm{ADC}}\right)\right)$ where $\mathrm{R}_{\mathrm{SER}}$ is the resistor in series with the input, $\mathrm{C}_{\mathrm{SH}}$ is the external capacitor from the input to ground, and $\mathrm{C}_{\mathrm{ADC}}$ is the internal input capacitance of the A/D converter (typically 4 pF ).
Resistors $R_{1}$ and $R_{2}$ are used to derive the necessary common mode voltage from the buffered top and bottom references. The total load of the resistor string should be selected so that the current does not exceed 1 mA . Although the circuit in Figure 6 uses two resistors of equal value so that the common mode voltage is centered between the top and bottom reference $(+2.25 \mathrm{~V})$, it is not necessary to do so. In all cases the center point, $\mathrm{V}_{\mathrm{CM}}$, should be bypassed to ground in order to provide a low impedance AC ground.
If the signal needs to be DC coupled to the input of the ADS800, an operational amplifier input circuit is required. In the differential input mode, any single-ended signal must be modified to create a differential signal. This can be



FIGURE 7. A Low Distortion DC-Coupled, Single-Ended to Differential Input Driver Circuit.
accomplished by using two operational amplifiers, one in the noninverting mode for the input and the other amplifier in the inverting mode for the complementary input. The low distortion circuit in Figure 7 will provide the necessary input shifting required for signals centered around ground. It also employs a diode for output level shifting to guarantee a low distortion +3.25 V output swing. Other amplifiers can be used in place of the OPA642s if the lowest distortion is not necessary. If output level shifting circuits are not used, care must be taken to select operational amplifiers that give the necessary performance when swinging to +3.25 V with a $\pm 5 \mathrm{~V}$ supply operational amplifier.
The ADS800 can also be configured with a single-ended input full scale range of +0.25 V to +4.25 V by tying the


FIGURE 8. Single-Ended Input Connection.
complementary input to the common-mode reference voltage as shown in Figure 8. This configuration will result in increased even-order harmonics, especially at higher input frequencies. However, this tradeoff may be quite acceptable for time-domain applications. The driving amplifier must give adequate performance with $\mathrm{a}+0.25 \mathrm{~V}$ to +4.25 V output swing in this case.

## EXTERNAL REFERENCES AND ADJUSTMENT OF FULL SCALE RANGE

The internal reference buffers are limited to approximately 1 mA of output current. As a result, these internal +1.25 V and +3.25 V references may be overridden by external references that have at least 18 mA (at room temperature) of output drive capability. In this instance, the common-mode voltage will be set halfway between the two references. This feature can be used to adjust the gain error, improve gain drift, or to change the full scale input range of the ADS800. Changing the full scale range to a lower value has the benefit of easing the swing requirements of external input drive amplifiers. The external references can vary as long as the value of the external top reference $\left(\mathrm{REFT}_{\mathrm{EXT}}\right)$ is less than or equal to +3.4 V and the value of the external bottom reference $\left(\mathrm{REFB}_{\mathrm{EXT}}\right)$ is greater than or equal to +1.1 V and the difference between the external references are greater than or equal to 1.5 V .
For the differential configuration, the full scale input range will be set to the external reference values that are selected. For the single-ended mode, the input range is $2 \bullet\left(\mathrm{REFT}_{\mathrm{EXT}}-\mathrm{REFB}_{\mathrm{EXT}}\right)$, with the common-mode being centered at $\left(\mathrm{REFT}_{\text {EXT }}+\right.$ $\left.\mathrm{REFB}_{\mathrm{EXT}}\right) / 2$. Refer to the typical performance curves for expected performance vs full scale input range.

The circuit in Figure 10 works completely on a single +5 V supply. As a reference element, it uses the micro-power reference REF1004-2.5, which is set to a quiescent current of 0.1 mA . Amplifier $\mathrm{A}_{2}$ is configured as a follower to buffer the +1.25 V generated from the resistor divider. To provide the necessary current drive, a pull-down resistor, $\mathrm{R}_{\mathrm{P}}$ is added.

Amplifier $\mathrm{A}_{1}$ is configured as an adjustable gain stage, with a range of approximately 1 to 1.32 . The pull-up resistor again relieves the op amp from providing the full current drive. The value of the pull-up/down resistors is not critical and can be varied to optimize power consumption. The need for pull-up/down resistors depends only on the drive capability of the selected drive amplifiers and thus can be omitted.


FIGURE 9. ADS800 Interface Schematic with AC-Coupling and External Buffers.


NOTE: (*) Use parts alternatively for adjustment capability.

FIGURE 10. Optional External Reference to Set the Full-Scale Range Utilizing a Dual, Single-Supply Op Amp.

## PC BOARD LAYOUT AND BYPASSING

A well-designed, clean PC board layout will assure proper operation and clean spectral response. Proper grounding and bypassing, short lead lengths, and the use of ground planes are particularly important for high frequency circuits. Multilayer PC boards are recommended for best performance but if carefully designed, a two-sided PC board with large, heavy ground planes can give excellent results. It is recommended that the analog and digital ground pins of the ADS800 be connected directly to the analog ground plane. In our experience, this gives the most consistent results. The A/D power supply commons should be tied together at the analog ground plane. Power supplies should be bypassed with $0.1 \mu \mathrm{~F}$ ceramic capacitors as close to the pin as possible.

## DYNAMIC PERFORMANCE TESTING

The ADS800 is a high performance converter and careful attention to test techniques is necessary to achieve accurate results. Highly accurate phase-locked signal sources allow high resolution FFT measurements to be made without using data windowing functions. A low jitter signal generator such as the HP8644A for the test signal, phase-locked with a low jitter HP8022A pulse generator for the A/D clock, gives excellent results. Low pass filtering (or bandpass filtering) of test signals is absolutely necessary to test the low distortion of the ADS800. Using a signal amplitude slightly lower than full scale will allow a small amount of "headroom" so that noise or DC offset voltage will not overrange the $A / D$ and cause clipping on signal peaks.

## DYNAMIC PERFORMANCE DEFINITIONS

1. Signal-to-Noise-and-Distortion Ratio (SINAD):
$10 \log \frac{\text { Sinewave Signal Power }}{\text { Noise + Harmonic Power (first } 15 \text { harmonics) }}$
2. Signal-to-Noise Ratio (SNR):

Sinewave Signal Power
$10 \log \frac{\text { Noise Power }}{}$
3. Intermodulation Distortion (IMD):
$10 \log \frac{\text { Highest IMD Product Power (to 5th-order) }}{\text { Sinewave Signal Power }}$
IMD is referenced to the larger of the test signals $f_{1}$ or $f_{2}$. Five "bins" either side of peak are used for calculation of fundamental and harmonic power. The " 0 " frequency bin (DC) is not included in these calculations as it is of little importance in dynamic signal processing applications.

