

# Speedrass Dual, Low Power, Single-Supply OPERATIONAL AMPLIFIER

### **FEATURES**

- HIGH BANDWIDTH: 75MHz (G = +2)
- LOW SUPPLY CURRENT: 6mA/ch
- +3V AND +5V OPERATION
- INPUT RANGE INCLUDES GROUND
- 4.8V OUTPUT SWING ON +5V SUPPLY
- HIGH SLEW RATE: 100V/μs
- LOW INPUT VOLTAGE NOISE: 6nV/√Hz

### **APPLICATIONS**

- DIFFERENTIAL RECEIVERS/DRIVERS
- ACTIVE FILTERS
- MATCHED I AND Q CHANNEL AMPLIFIERS
- CCD IMAGING CHANNELS S
- LOW POWER ULTRASOUND
- PORTABLE CONSUMER ELECTRONICS

#### SPICE model available at www.burr-brown.com



### DESCRIPTION

The OPA2631 is a dual, low power, voltage-feedback amplifier designed to operate on a single +3V or +5Vsupply. Operation on  $\pm 5V$  or +10V supplies is also supported. The input range extends below ground and to within 1V of the positive supply. Using complementary common-emitter outputs provides an output swing to within 30mV of ground and 130mV of the positive supply. The high output drive current and low differential gain and phase errors also make it ideal for singlesupply consumer video products.

Low distortion operation is ensured by the high gain bandwidth (68MHz) and slew rate (100V/ $\mu$ s), making the OPA2631 an ideal input buffer stage to 3V and 5V CMOS converters. Unlike other low power, singlesupply amplifiers, distortion performance improves as the signal swing is decreased. A low 6nV/ $\sqrt{Hz}$  input voltage noise supports wide dynamic range operation.

The OPA2631 is available in an industry standard SO-8 package. Where a single channel, single-supply operational amplifier is required, consider the OPA631 and OPA632. Where higher full-power bandwidth and lower distortion are required, consider the OPA2634.

#### **RELATED PRODUCTS**

	SINGLES	DUALS
Medium Speed, No Disable	OPA631	OPA2631
With Disable	OPA632	—
High Speed, No Disable	OPA634	OPA2634
With Disable	OPA635	—

# SPECIFICATIONS: $V_S = +5V$

At T\_A = 25°C, G = +2, R\_F = 750\Omega, and R\_L = 150\Omega to V\_S/2, unless otherwise noted.

		OPA2631U						
		TYP GUARANTEED						
				0°C to	-40°C to		MIN/	TEST
PARAMETER	CONDITIONS	+25°C	+25°C	70°C	+85°C	UNITS	MAX	
AC PERFORMANCE (Figure 1)		75	50	40	20	MI 1-	min	
Smail-Signal Bandwidth	$G = +2, V_0 \le 0.5Vp-p$ $G = +5, V_0 \le 0.5Vp-p$	75 16	50 12	40 10	32	MHZ MHz	min	B
	$G = +10, V_0 \le 0.5V_{P-P}$	7.6	5.6	4.2	3.7	MHz	min	В
Gain Bandwidth Product	G ≥ +10	68	51	40	36	MHz	min	В
Peaking at a Gain of +1	$V_O \le 0.5 Vp-p$	5	_	—	_	dB	typ	С
Slew Rate	G = +2, 2V Step	100	64	52	47	V/µs	min	В
Rise Time	0.5V Step	5.3	8.0	11	12.8	ns	max	В
Fall Time		5.4	7.5	10	11.6	ns	max	В
Settling Time to 0.1%	G = +2, 1V Step	17	28	38	42	ns dB	max	В
Spundus Thee Dynamic Range	$V_0 = 2Vp-p, T = 50012$ $V_0 = 2Vp-p, f = 1MHz R_1 = 1kO$	84	68	66	62	dB	min	B
Input Voltage Noise	f > 1MHz	6.0	6.8	7.6	7.9	nV/√Hz	max	В
Input Current Noise	f > 1MHz	1.9	2.6	2.9	3.6	pA/√Hz	max	в
NTSC Differential Gain		0.5	_	—	_	%	typ	С
NTSC Differential Phase		1.2	-	—	_	degrees	typ	С
Channel-to-Channel Isolation	Input Referred, f = 5MHz	93	_	—	_	dB	typ	С
DC PERFORMANCE								
Open-Loop Voltage Gain		62	56	50	46	dB	min	Α
Input Offset Voltage		2.5	6	8	11	mV	max	A
Average Offset Voltage Drift	N/ 0.0N/	_	_		50	μV/°C	max	В
Input Blas Current	$V_{CM} = 2.0V$	11	21	27	40	μΑ	max	A
Input Offset Current Drift	$v_{CM} = 2.0v$	0.3	1	1.3		µA n∆/ºC	max	A B
					'		шал	
INPUT		0.5	0.1	0.1	0.1	V		
Least Positive Input Voltage		-0.5	-0.1 27	-0.1	-0.1	V	min	
Common-Mode Rejection Ratio (CMRR)	Input Referred	74	70	68	60	dB	min	Â
Input Impedance	input renord			00				
Differential-Mode		10    2.1	_	_	_	kΩ∥pF	typ	С
Common-Mode		400    1.2	_	_	_	kΩ∥pF	typ	С
OUTPUT								
Least Positive Output Voltage	$R_{L} = 1k\Omega$ to 2.5V	0.03	0.06	0.09	0.12	V	max	Α
	$R_L = 150\Omega$ to 2.5V	0.16	0.17	0.20	1.7	V	max	Α
Most Positive Output Voltage	$R_{L} = 1k\Omega$ to 2.5V	4.87	4.8	4.7	4.6	V	min	A
Ourset Outsut, Osumian	$R_L = 150\Omega$ to 2.5V	4.60	4.4	4.4	3.1	V	min	A
Current Output, Sourcing		80	20	20	5 10	mA mA	min	A
Short-Circuit Current (output shorted to eith	ner supply)	100		- 24		mA	typ	ĉ
Closed-Loop Output Impedance	Figure 1, f ≤ 50kHz	0.6	_	_	_	Ω	typ	c
Minimum Operating Voltage		_	27	27	27	V	min	Δ
Maximum Operating Voltage		_	10.5	10.5	10.5	v	max	A
Maximum Quiescent Current	$V_{S} = +5V$	6	6.4	6.7	6.9	mA/chan	max	А
Minimum Quiescent Current	$V_s = +5V$	6	5.8	5.5	4.8	mA/chan	min	А
Power Supply Rejection Ratio (PSRR)	Input Referred	59	52	49	48	dB	min	А
THERMAL CHARACTERISTICS								
Specification: U		-40 to +85	_	—	-	°C	typ	С
Thermal Resistance								
U SO-8		125	—			°C/W	typ	С

NOTE: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

## SPECIFICATIONS: V<sub>S</sub> = +3V

At T\_A = 25°C, G = +2, R\_F = 750\Omega, and R\_L = 150\Omega to V\_S/2, unless otherwise noted.

PARAMETER     CONDITIONS     TP     GUARNACE (Figure 2) 70°C to 20°C to			OPA2631U					
PARAMETER     CONDITIONS $+25^{\circ}$ C $+25^{\circ}$ C $+25^{\circ}$ C $+25^{\circ}$ C $0^{\circ}$ C     UNIT     XEST (MXX LEFEL)       AC PERFORMANCE (Figure 2) Small-Signal Bandwidth     G = +2, V_{2} \le 0.5V/p.p     61     45     35     MHz     min     B       Gain Bandwidth     Packag at a Gain of +1 $V_{0} \le 0.5V/p.p$ 73     4.67     4.0     MHz     min     B       Sew Rate     0.5V Step     55     9     11.3     ns     max     B       Stew Rate     0.5V Step     56     9     11.3     ns     max     B       Spurious Free Dynamic Range $V_0 = 1.0V$ 1.5 Step     2.0     2.6     2.9     pA/M/Hz     max     B       Input Voltage Noise     1 > 1.0 V     1.5 MHz     6.2     7.0     7.8     n/V/Hz     max     B       Input Offer Mose     1 > 1.0 V     1.0 V     1.0 V     2.0     2.6     2.9     pA/MHz     max     B       Input Offer Mose     1 > 1.0 V     1.0 V     1.0 V     1.0 V     ma			TYP GUARANTEED					
PARAMETER     CONDITIONS     +25°C     +25°C     70°C     UNITS     MAX     LEVEL®       AC PERFORMANCE (Figure 2) Small-Signal Bandwidth $G = +2, V_0 \le 0.5V_{PP}$ 61     45     35     MH1z     min     B       Gain Bandwidth Product $G = +10, V_0 \le 0.5V_{PP}$ 7.7     4.6     4.0     MH1z     min     B       Gain Bandwidth Product $G \ge +10, V_0 \le 0.5V_{PP}$ 63     47     34     MH1z     min     B       Real Time     0.5V Step     5.6     9     11.3.     ns     max     B       Spurious Free Dynamic Range $V_0 = V_{PP}$ , I = 5MH1z     44     67     64     min     B       Uput Voltage Moise $I = 1MH2, R_1 = 1K\Omega$ 86     50     dB     min     B       Uput Voltage Office $V_0 = V_{PP}$ , I = 5MH2     93     -     -     46     typ     C     max     A       Open-Loop Notage Gain     Input Reference, I = 5MH2     93     -     -     -     46     typ     C     max     A					0°C to		MIN/	TEST
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PARAMETER	CONDITIONS	+25°C	+25°C	70°C	UNITS	MAX	LEVEL <sup>(1)</sup>
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	AC PERFORMANCE (Figure 2)							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Small-Signal Bandwidth	$G = +2, V_0 \le 0.5Vp-p$	61	45	35	MHz	min	B
Gain Bandwidth Product Praking at a Gain of +1     Def Tr G > +00 pp     63 5     47 7     34 77     MHz by the dB     min pp     Exp by C       Slew Rate Rise Time     0.5V Step     56     9     11.3     ns     max     B       Rise Time     0.5V Step     5.6     9     11.3     ns     max     B       Setting Time to 0.1%     0.5V Step     40     63     85     ns     max     B       Spuntous Free Dynamic Range     V_0 = 10/pp, f = 5MHz     44     37     34     dB     min     B       Input Voltage Noise     f > 1MHz     R = 15MHz     84     67     65     04B     max     B       Input Voltage Noise     f > 1MHz     R = 5MHz     93     -     -     -     B     typ     C       Open-Loop Voltage Gain Input Bias Current     Not Reference, i = 5MHz     93     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -		$G = +3, v_0 \le 0.5v_0 - p$ $G = +10, V_0 \le 0.5v_0 - p$	77	46	40	MHz	min	B
Pasking at a Gain of +1 $V_0 \le 0.5V \text{prp}$ 5       OB     typ     C       Stew Rate     11 V Step     95     5.6     9     11.3     ns     max     B       Pall Time     0.5V Step     5.6     9     11.3     ns     max     B       Spurious Free Dynamic Range $V_0 = 10Vp$ , 1 = 5MHz     44     67     65     9     11.3     ns     max     B       Spurious Free Dynamic Range $V_0 = 10Vp$ , 1 = 5MHz     44     67     65     9     nV/Hz     max     B       Input Uotage Noise     f > 1MHz     2.0     2.6     2.6     2.6     2.6     2.6     2.6     2.6     2.6     2.6     2.6     2.6     2.6     2.6     2.6     2.6     2.5     4.6     min     A     1.7     max     A     1.6     1.6     1.6     1.6     1.6     1.6     1.6     1.6     1.6     1.6     1.6     1.7     1.7     1.3     1.7     max     A	Gain Bandwidth Product	$G \ge +10$	63	47	34	MHz	min	В
Silve Rate in V Step in 5 5 52 46 Vius in in 8 Birse Time 0.5V Step 5.6 9 11.3 ns max B 0.5V Step 7.5V St	Peaking at a Gain of +1	$V_{O} \leq 0.5 Vp-p$	5	_	_	dB	typ	c
Rise Time   0.5V Step   5.6   9   11.3   ns   max   B     Setting Time to 0.1%   1V Step   40   63   85   ns   max   B     Spurious Free Dynamic Range $V_0 = 1Vp$ -p. f = 5MHz   44   37   34   dB   min   B     Input Voltage Noise $f > 1MHz$ 2.0   2.6   2.9   max   B     Input Voltage Gain   input Reference, I = 5MHz   93   -   -   dB   min   A     Opert-Loop Voltage Gain   input Heference, I = 5MHz   93   -   -   dB   min   A     Nout Usite ge Drift   -   -   -   45 $\mu/V$ max   A     Neuront Ufset Voltage Drift   V <sub>CM</sub> = 1.0V   12   21   26 $\mu A$ max   B     Input Bia Current Drift   V <sub>CM</sub> = 1.0V   0.3   1   1.3 $\mu A$ max   B     Input Bia Current Drift   V <sub>CM</sub> = 1.0V   0.3   1   1.3 $\mu A$ max   A     Input Bia Current Drift   V <sub>CM</sub> = 1.0V   0.3 <td< td=""><td>Slew Rate</td><td>1V Step</td><td>95</td><td>52</td><td>46</td><td>V/µs</td><td>min</td><td>В</td></td<>	Slew Rate	1V Step	95	52	46	V/µs	min	В
Fall Time   0.50 Step   56   9   11.3   ns   max   B     Sputing Time to 0.1%   Vg = 1Vp.p.f = 5MHz   44   63   85   no   max   B     Sputious Free Dynamic Range $V_0 = 1Vp.p.f = 5MHz$ 44   67   65   64   min   B     Input Votage Noise   f > 1MHz   2.0   2.6   2.9 $pA/Hz$ max   B     Channet-to-Channel Isolation   Input Reference, I = 5MHz   93   -   -   dB   typ   C     DC PERFORMANCE   Open-Loop Votage Gain   0.5   3.5   4   mV/ $\sim$ max   A     Input Offset Votage Corrent   VGM = 1.0V   12   21   26 $\muA$ max   A     Input Offset Current Drift   VGM = 1.0V   0.3   1   1.3 $\muA$ max   A     Input Offset Current Drift   VGM = 1.0V   0.3   1   1.3 $\muA$ max   A     Input Offset Current Drift   Input Referred   72   66   65   dB   min   A     Common-Mode Rejection Ratio (CMRR)<	Rise Time	0.5V Step	5.6	9	11.3	ns	max	В
Setting lime to 0.1%     1 V Step     40     63     85     ns     max     B       Spunious Free Dynamic Range $V_0 = 1Vp-p, f = 5MHz$ 44     47     37     34     dB     min     B       Input Voltage Noise $f > 1MHz, R_{L} = 1k\Omega$ 6.2     7.0     7.8     nV/Hz     max     B       Input Outrent Noise $f > 1MHz$ 2.0     2.6     2.9 $pA/Hz$ max     B       Channel-to-Channel Isolation     Input Reference, f = 5MHz     93     -     -     -     dB     my     C       DCFERFORMANCE     0.5     3.5     4     mV     max     A       Open-Loop Voltage Gain     -     -     45 $\mu/V$ max     A       Input Offset Current     V <sub>CM</sub> = 1.0V     1.2     21     26 $\mu/A$ max     A       Input Offset Current     V <sub>CM</sub> = 1.0V    0.3     -0.1     V     max     B       Input Offset Current     V <sub>CM</sub> = 1.0V     1.0V    0.5    0.3     -0.1 </td <td>Fall Time</td> <td>0.5V Step</td> <td>5.6</td> <td>9</td> <td>11.3</td> <td>ns</td> <td>max</td> <td>В</td>	Fall Time	0.5V Step	5.6	9	11.3	ns	max	В
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Settling Time to 0.1%		40	63	85	ns	max	В
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Spurious Free Dynamic Range	$V_0 = 1Vp p, f = 5MHZ$	44	31	34 65	dB 0B	min	В
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Input Voltage Noise	$v_0 = 1v_0 p_0, 1 = 10012, N_1 = 1002$	62	7.0	7.8	uB n\//√Hz	max	B
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Input Current Noise	f > 1MHz	2.0	2.6	2.9	pA/√Hz	max	В
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Channel-to-Channel Isolation	Input Reference, f = 5MHz	93	_	_	dB	typ	c
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DC PERFORMANCE							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Open-Loop Voltage Gain		60	54	50	dB	min	A
Average Offset Voltage Drift Input Bis Current $-$ V_{CM} = 1.0V $-$ 12 $-$ 21 $-$ 26 $\mu M^{V/C}$ $\mu A$ $max$ $A$	Input Offset Voltage		0.5	3.5	4	mV	max	A
Input Bias Current linput Meter Current Drift $V_{CM} = 1.0V$ $V_{CM} = 1.0V$ $0.3$ $1$ $1.3$ $\mu$ A max A Input Offset Current Drift $V_{CM} = 1.0V$ $0.3$ $1$ $1.3$ $\mu$ A max A Input Offset Current Drift $V_{CM} = 1.0V$ $0.3$ $1$ $1.3$ $\mu$ A max A B max A Input Offset Current Drift $  2$ $nA^{PC}$ max B Most Positive Input Voltage $ -0.5$ $-0.5$ $-0.1$ $V$ max B Common-Mode Rejection Ratio (CMRR) Input Referred $72$ $66$ $65$ $dB$ min A Drift Positive Input Voltage $10 \mid  2.1 k\Omega \mid  pF $ typ C C Common-Mode Rejection Ratio (CMRR) Input Referred $10 \mid  2.1 k\Omega \mid  pF $ typ C C Common-Mode Rejection Ratio (LMRR) $R_L = 1k\Omega$ to $1.5V$ $0.03$ $0.05$ $0.05$ $V$ max A M R_L = 150\Omega to $1.5V$ $0.05$ $0.15$ $V$ min A Current Output Voltage $R_L = 1k\Omega$ to $1.5V$ $0.05$ $0.15$ $0.16$ $V$ max A R_L = 150\Omega to $1.5V$ $0.05$ $0.15$ $0.16$ $V$ min A R_L = 150\Omega to $1.5V$ $0.05$ $0.15$ $0.16$ $V$ min A R_L = 150\Omega to $1.5V$ $0.05$ $0.15$ $0.16$ $V$ min A R_L = 150\Omega to $1.5V$ $0.06$ $ \Omega$ $10$ typ C C Common-Voltage $R_L = 1k\Omega$ to $1.5V$ $0.06$ $ \Omega$ typ C $R_L = 150\Omega$ to $1.5V$ $R_L = 150\Omega$ to $1.5V$ $0.55$ $21$ $1.4$ mA min A min A R_L = 150\Omega to $1.5V$ $80$ $ \Omega$ typ C $R_L = 160\Omega$ to $1.5V$ $80$ $ \Omega$ typ C $R_L = 150\Omega$ to $1.5V$ $R_L = 150\Omega$ to $1.5V$ $R_L = 150\Omega$ to $1.5V$ $R_L = 160\Omega$ to $R_L$ $R_L = 160\Omega$	Average Offset Voltage Drift		-	_	45	μV/°C	max	В
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Input Bias Current	$V_{CM} = 1.0V$	12	21	26	μΑ	max	A
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Input Offset Current Drift	$V_{CM} = 1.0V$	0.3	1	1.3	μA nA/°C	max	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					2		шал	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	INPUT		0.5	0.3	0.1	V	may	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Most Positive Input Voltage		-0.5	-0.3 1 75	1.3	v	min	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Common-Mode Rejection Ratio (CMRR)	Input Referred	72	66	65	dB	min	A
Differential-Mode Common-Mode10    2.1 400    1.2 k $\Omega    pF$ typCOUTPUT Least Positive Output VoltageR_L = 1k\Omega to 1.5V R_L = 150\Omega to 1.5V0.03 0.050.05V 0.03max AMost Positive Output VoltageR_L = 1k\Omega to 1.5V R_L = 150\Omega to 1.5V0.050.16 0.05V max Max ACurrent Output, Sourcing Current Output, sinkingFigure 2, f < 50kHz	Input Impedance							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Differential-Mode		10    2.1	—	—	kΩ    pF	typ	С
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Common-Mode		400    1.2	_	_	kΩ ∥ pF	typ	С
Least Positive Output Voltage $R_L = 1k\Omega$ to $1.5V$ $0.03$ $0.05$ $0.05$ $V$ max $A$ Most Positive Output Voltage $R_L = 1s\Omega\Omega$ to $1.5V$ $0.05$ $0.15$ $0.16$ $V$ max $A$ Most Positive Output Voltage $R_L = 1k\Omega$ to $1.5V$ $2.95$ $2.85$ $2.84$ $V$ min $A$ Current Output, Sourcing $55$ $21$ $14$ $mA$ min $A$ Current Output, Sinking $55$ $21$ $14$ $mA$ min $A$ Short Circuit Current (output shorted to either supply) $80$ $  mA$ $typ$ $C$ Closed-Loop Output ImpedanceFigure 2, f < 50kHz	OUTPUT							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Least Positive Output Voltage	$R_L = 1k\Omega$ to 1.5V	0.03	0.05	0.05	V	max	A
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Maat Dapitiva Output Valtage	$R_{\rm L} = 150\Omega$ to 1.5V	0.05	0.15	0.16		max	A
Current Output, Sourcing Current Output, SinkingList in 100 mmList in 100 m	wost Positive Output voltage	$R_{\rm L} = 1802 \text{ to } 1.5\text{ V}$ $R_{\rm c} = 1500 \text{ to } 1.5\text{ V}$	2.90	2.60	2.64	V	min	A
Current Output, SinkingSolutionCurrent (output, SinkingSolution<	Current Output Sourcing	11 - 13022 10 1.57	55	2.00	14	mA	min	Â
Short Circuit Current (output shorted to either supply) $80$ $   mA$ typCClosed-Loop Output ImpedanceFigure 2, f < 50kHz	Current Output, Sinking		55	21	14	mA	min	A
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Short Circuit Current (output shorted to either s	upply)	80	_	_	mA	typ	С
POWER SUPPLY Minimum Operating Voltage $ 2.7$ $2.7$ $V$ minAMaximum Operating Voltage $V_S = +3V$ $5.3$ $5.7$ $6.2$ $mA/chan$ maxAMaximum Quiescent Current $V_S = +3V$ $5.3$ $5.7$ $6.2$ $mA/chan$ maxAMinimum Quiescent Current $V_S = +3V$ $5.3$ $5.0$ $4.8$ $mA/chan$ minAPower Supply Rejection Ratio (PSRR)Input Referred $57$ $50$ $48$ $dB$ minATHERMAL CHARACTERISTICS Specification: U Thermal Resistance $-40$ to $+85$ $-40$ to $+85$ $-40$ to $+85$ $c^{\circ}C$ typC	Closed-Loop Output Impedance	Figure 2, f < 50kHz	0.6	—	—	Ω	typ	С
Minimum Operating Voltage $ 2.7$ $2.7$ $V$ minAMaximum Operating Voltage $ 10.5$ $10.5$ $V$ maxAMaximum Quiescent Current $V_S = +3V$ $5.3$ $5.7$ $6.2$ $mA/chan$ maxAMinimum Quiescent Current $V_S = +3V$ $5.3$ $5.0$ $4.8$ $mA/chan$ maxAPower Supply Rejection Ratio (PSRR)Input Referred $57$ $50$ $48$ $dB$ minATHERMAL CHARACTERISTICSSpecification: UThermal Resistance $-40$ to $+85$ $-40$ to $+85$ $e^{\circ}C$ typC	POWER SUPPLY							
Maximum Operating Voltage $$ 10.5VmaxAMaximum Quiescent Current $V_S = +3V$ 5.35.76.2mA/chanmaxAMinimum Quiescent Current $V_S = +3V$ 5.35.04.8mA/chanminAPower Supply Rejection Ratio (PSRR)Input Referred575048dBminATHERMAL CHARACTERISTICSSpecification: UThermal Resistance $-40$ to +85 $-40$ to +85 $e^{\circ}C$ typC	Minimum Operating Voltage		-	2.7	2.7	V	min	A
Maximum Quiescent Current $V_{\rm S} = +3V$ 5.35.76.2mA/chanmaxAMinimum Quiescent Current $V_{\rm S} = +3V$ 5.35.04.8mA/chanminAPower Supply Rejection Ratio (PSRR)Input Referred575048dBminATHERMAL CHARACTERISTICSSpecification: UThermal Resistance-40 to +85-40 to +85°CtypCUSO.8125°C/WtrpC	Maximum Operating Voltage	N		10.5	10.5	V	max	A
Minimum Guiesceni Current v <sub>s</sub> = +3v 5.3 5.0 4.8 mA/chan min A   Power Supply Rejection Ratio (PSRR) Input Referred 57 50 48 dB min A   THERMAL CHARACTERISTICS Specification: U -40 to +85 -40 to +85 -40 to +85 °C typ C   Thermal Resistance III 20.8 125 °C/W typ C	Minimum Quiescent Current	$V_{\rm S} = +3V$	5.3	5.7	6.2	mA/chan	max	A
THERMAL CHARACTERISTICS -40 to +85 °C typ C   Thermal Resistance 125 °C/W trop C	Power Supply Rejection Ratio (PSRR)	V <sub>S</sub> = +3V Input Referred	5.3 57	50	4.8 48	dB	min	
Inervised Characteristics Specification: U -40 to +85 °C typ C   Thermal Resistance III SO.8 125 °C/W twp C				50	0			
Thermal Resistance	Specification: 11		-40 to ±85			°C	typ	
	Thermal Resistance						ιyp	
	U SO-8		125			°C/W	typ	С

NOTE: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

### **ABSOLUTE MAXIMUM RATINGS**

Power Supply	
Internal Power Dissipation	See Thermal Analysis
Differential Input Voltage	±1.2V
Input Voltage Range	–0.5 to +V <sub>S</sub> +0.3V
Storage Temperature Range	40°C to +125°C
Lead Temperature (soldering, 10s)	
Junction Temperature (T <sub>J</sub> )	+175°C

### **PIN CONFIGURATIONS**





Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(2)</sup>	TRANSPORT MEDIA
OPA2631U	SO-8 Surface-Mount	182	-40°C to +85°C	OPA2631	OPA2631U	Rails
"		"	"	"	OPA2631U/2K5	Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "OPA2631U/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.

## TYPICAL PERFORMANCE CURVES: $V_s = +5V$

At T<sub>A</sub> = 25°C, G = +2, R<sub>F</sub> = 750 $\Omega$ , and R<sub>L</sub> = 150 $\Omega$  to V<sub>S</sub>/2, unless otherwise noted (see Figure 2).





SMALL-SIGNAL PULSE RESPONSE



LARGE-SIGNAL PULSE RESPONSE







# TYPICAL PERFORMANCE CURVES: V<sub>S</sub> = +5V (Cont.)

At  $T_A = 25^{\circ}C$ , G = +2,  $R_F = 750\Omega$ , and  $R_L = 150\Omega$  to  $V_S/2$ , unless otherwise noted (see Figure 1).















## TYPICAL PERFORMANCE CURVES: V<sub>S</sub> = +5V (Cont.)

At T<sub>A</sub> = 25°C, G = +2, R<sub>F</sub> = 750 $\Omega$ , and R<sub>L</sub> = 150 $\Omega$  to V<sub>S</sub>/2, unless otherwise noted (see Figure 1).













## TYPICAL PERFORMANCE CURVES: V<sub>S</sub> = +5V (Cont.)

At T<sub>A</sub> = 25°C, G = +2, R<sub>F</sub> = 750 $\Omega$ , and R<sub>L</sub> = 150 $\Omega$  to V<sub>S</sub>/2, unless otherwise noted (see Figure 1).





## TYPICAL PERFORMANCE CURVES: $V_s = +3V$

At  $T_A = 25^{\circ}C$ , G = +2,  $R_F = 750\Omega$ , and  $R_L = 150\Omega$  to  $V_S/2$ , unless otherwise noted (see Figure 1).







RECOMMENDED R<sub>S</sub> vs CAPACITIVE LOAD







# TYPICAL PERFORMANCE CURVES: $V_S = +3V$ (Cont.)

At T<sub>A</sub> = 25°C, G = +2, R<sub>F</sub> = 750 $\Omega$ , and R<sub>L</sub> = 150 $\Omega$  to V<sub>S</sub>/2, unless otherwise noted (see Figure 2).



# APPLICATIONS INFORMATION

### WIDEBAND VOLTAGE-FEEDBACK OPERATION

The OPA2631 is a unity-gain stable, very high-speed, voltage-feedback op amp designed for single-supply operation (+3V to +5V). The input stage supports input voltages below ground, and within 1.0V of the positive supply. The complementary common-emitter output stage provides an output swing to within 30mV of ground and 130mV of the positive supply. It is compensated to provide stable operation with a wide range of resistive loads.

Figure 1 shows the AC-coupled, gain of +2 configuration used for the +5V Specifications and Typical Performance Curves. For test purposes, the input impedance is set to  $50\Omega$ with a resistor to ground. Voltage swings reported in the Specifications are taken directly at the input and output pins. For the circuit of Figure 1, the total effective load on the output at high frequencies is  $150\Omega \parallel 1500\Omega$ . The  $1.50k\Omega$ resistors at the non-inverting input provide the commonmode bias voltage. Their parallel combination equals the DC resistance at the inverting input, minimizing the output DC offset.



FIGURE 1. AC-Coupled Signal—Resistive Load to Supply Midpoint.

Figure 2 shows the DC-coupled, gain of +2 configuration used for the +3V Specifications and Typical Performance Curves. For test purposes, the input impedance is set to 50 $\Omega$  with a resistor to ground. Though not strictly a "rail-to-rail" design, this part comes very close, while maintaining excellent performance. It will deliver  $\approx 2.9$ Vp-p on a single +3V supply with 61MHz bandwidth. The 374 $\Omega$  and 2.26k $\Omega$  resistors at the input level-shift V<sub>IN</sub> so that V<sub>OUT</sub> is within the allowed output voltage range when V<sub>IN</sub> = 0. See the Typical Performance Curves for information on driving capacitive loads.



FIGURE 2. DC-Coupled Signal—Resistive Load to Supply Midpoint.

#### SINGLE-SUPPLY ADC CONVERTER INTERFACE

The front page shows a DC-coupled, single-supply dual ADC driver circuit. Many systems are now requiring +3V supply capability of both the ADC and its driver. The OPA2631 provides excellent performance in this demanding application. Its large input and output voltage ranges, and low distortion support converters such as the ADS901 shown in this figure. The input level-shifting circuitry was designed so that V<sub>IN</sub> can be between 0V and 0.5V, while delivering an output voltage of 1V to 2V for the ADS901.

#### **BANDPASS FILTER**

Figure 3 shows a single OPA2631 implementing a 6th-order bandpass filter. This filter cascades two 2nd-order Sallen-Key sections with transmission zeros, and a double real pole section. It has -3dB frequencies of 630kHz and 1.5MHz, and -40dB frequencies of 230kHz and 4.2MHz. This filter was designed to work well on +5V or  $\pm5V$  supplies, while driving an A/D converter at 6MSPS to 10MSPS (e.g., the ADS804).

The filter transfer function is based on a 4th-order elliptic bandpass filter, with real highpass and lowpass poles added at the output to give a 6th-order response. The components were chosen to give this transfer function. The  $20\Omega$  resistor isolates the first OPA2631 output from capacitive loading, but affects the response at very high frequencies only. Figure 4 shows the nominal response simulated by SPICE<sup>®</sup>.

### DC LEVEL SHIFTING

Figure 5 shows a DC-coupled non-inverting amplifier that level-shifts the input up to accommodate the desired output voltage range. Given the desired signal gain (G), and the amount  $V_{OUT}$  needs to be shifted up ( $\Delta V_{OUT}$ ) when  $V_{IN}$  is



FIGURE 3. Bandpass Filter.



FIGURE 4. Nominal Filter Response.

at the center of its range, the following equations give the resistor values that produce the best DC offset.

$$\begin{split} NG &= G + \Delta V_{OUT}/V_S \\ R_1 &= R_4/G \\ R_2 &= R_4/(NG - G) \\ R_3 &= R_4/(NG - 1) \end{split}$$

where:

$$\begin{split} NG &= 1 + R_4/R_3 \, (\text{Noise Gain}) \\ V_{OUT} &= (G) V_{IN} + (NG-G) V_S \end{split}$$



FIGURE 5. DC Level Shifting Circuit.

Make sure that  $V_{IN}$  and  $V_{OUT}$  stay within the specified input and output voltage ranges.

The front page circuit is a good example of this type of application. It was designed to take  $V_{IN}$  between 0V and 0.5V, and produce  $V_{OUT}$  between 1V and 2V, when using a +3V supply. This means G = 2.00, and  $\Delta V_{OUT} = 1.50V - G$ • 0.25V = 1.00V. Plugging into the above equations gives: NG = 2.33, R<sub>1</sub> = 375 $\Omega$ , R<sub>2</sub> = 2.25k $\Omega$ , and R<sub>3</sub> = 563 $\Omega$ . The resistors were adjusted to the nearest standard values.

# NON-INVERTING AMPLIFIER WITH REDUCED PEAKING

Figure 6 shows a non-inverting amplifier that reduces peaking at low gains. The resistor  $R_C$  compensates the OPA2631 to have higher Noise Gain (NG), which reduces the AC response peaking (typically 5dB at G = +1 without  $R_C$ ) without changing the DC gain.  $V_{IN}$  needs to be a low impedance source, such as an op amp. The resistor values are low to reduce noise. Using both  $R_T$  and  $R_F$  helps minimize the impact of parasitic impedances.



FIGURE 6. Compensated Non-Inverting Amplifier.

The Noise Gain can be calculated as follows:

$$G_1 = 1 + \frac{R_F}{R_G}$$
$$G_2 = 1 + \frac{R_T + R_F/G_1}{R_C}$$
$$NG = G_1G_2$$

A unity gain buffer can be designed by selecting  $R_T = R_F = 20.0\Omega$  and  $R_C = 40.2\Omega$  (do not use  $R_G$ ). This gives a Noise Gain of 2, so its response will be similar to the Characteristics Plots with G = +2 which typically gives a flat frequency response, but with less bandwidth.

## **DESIGN-IN TOOLS**

#### **DEMONSTRATION BOARDS**

A single PC board is available to assist in the initial evaluation of circuit performance using the OPA2631. It is available free as an unpopulated PC board delivered with descriptive documentation. The summary information for this board is shown below:

PRODUCT	PACKAGE	BOARD PART NUMBER	LITERATURE REQUEST NUMBER
OPA2631U	8-Pin SO-8	DEM-OPA268xU	MKT-352

Contact the Burr-Brown Applications support line to request this board.

### **OPERATING SUGGESTIONS**

### **OPTIMIZING RESISTOR VALUES**

Since the OPA2631 is a voltage feedback op amp, a wide range of resistor values may be used for the feedback and gain setting resistors. The primary limits on these values are set by dynamic range (noise and distortion) and parasitic capacitance considerations. For a non-inverting unity gain follower application, the feedback connection should be made with a  $25\Omega$  resistor, not a direct short (see Figure 6). This will isolate the inverting input capacitance from the output pin and improve the frequency response flatness. Usually, for G > 1 application, the feedback resistor value should be between  $200\Omega$  and  $1.5k\Omega$ . Below  $200\Omega$ , the feedback network will present additional output loading which can degrade the harmonic distortion performance. Above  $1.5k\Omega$ , the typical parasitic capacitance (approximately 0.2pF) across the feedback resistor may cause unintentional band-limiting in the amplifier response.

A good rule of thumb is to target the parallel combination of  $R_F$  and  $R_G$  (Figure 1) to be less than approximately 400 $\Omega$ . The combined impedance  $R_F \parallel R_G$  interacts with the inverting input capacitance, placing an additional pole in the feedback network and thus, a zero in the forward response. Assuming a 3pF total parasitic on the inverting node, holding  $R_F \parallel R_G <$ 400 $\Omega$  will keep this pole above 130MHz. By itself, this constraint implies that the feedback resistor  $R_F$  can increase to several k $\Omega$  at high gains. This is acceptable as long as the pole formed by  $R_F$  and any parasitic capacitance appearing in parallel is kept out of the frequency range of interest.

### **BANDWIDTH VS GAIN: NON-INVERTING OPERATION**

Voltage feedback op amps exhibit decreasing closed-loop bandwidth as the signal gain is increased. In theory, this relationship is described by the Gain Bandwidth Product (GBP) shown in the specifications. Ideally, dividing GBP by the non-inverting signal gain (also called the Noise Gain, or NG) will predict the closed-loop bandwidth. In practice, this only holds true when the phase margin approaches 90°, as it does in high gain configurations. At low gains (increased feedback factors), most amplifiers will exhibit a more complex response with lower phase margin. The OPA2631 is compensated to give a slightly peaked response in a noninverting gain of 2 (Figure 1). This results in a typical gain of +2 bandwidth of 75MHz, far exceeding that predicted by dividing the 68MHz GBP by 2. Increasing the gain will cause the phase margin to approach 90° and the bandwidth to more closely approach the predicted value of (GBP/NG). At a gain of +10, the 7.6MHz bandwidth shown in the Typical Specifications is close to that predicted using the simple formula and the typical GBP.

The OPA2631 exhibits minimal bandwidth reduction going to +3V single supply operation as compared with +5Vsupply. This is because the internal bias control circuitry retains nearly constant quiescent current as the total supply voltage between the supply pins is changed.

#### INVERTING AMPLIFIER OPERATION

Since the OPA2631 is a general purpose, wideband voltage feedback op amp, all of the familiar op amp application circuits are available to the designer. Figure 7 shows a typical inverting configuration where the I/O impedances and signal gain from Figure 1 are retained in an inverting circuit configuration. Inverting operation is one of the more common requirements and offers several performance benefits. The inverting configuration shows improved slew rate and distortion. It also biases the input at  $V_S/2$  for the best headroom. The output voltage can be independently moved with bias adjustment resistors connected to the inverting input.



FIGURE 7. Gain of -2 Example Circuit.

In the inverting configuration, three key design consideration must be noted. The first is that the gain resistor  $(R_G)$ becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PC board trace or other transmission line conductor),  $R_{G}$ may be set equal to the required termination value and  $R_F$ adjusted to give the desired gain. This is the simplest approach and results in optimum bandwidth and noise performance. However, at low inverting gains, the resultant feedback resistor value can present a significant load to the amplifier output. For an inverting gain of 2, setting R<sub>G</sub> to  $50\Omega$  for input matching eliminates the need for  $R_M$  but requires a  $100\Omega$  feedback resistor. This has the interesting advantage that the noise gain becomes equal to 2 for a  $50\Omega$ source impedance-the same as the non-inverting circuits considered above. However, the amplifier output will now see the 100 $\Omega$  feedback resistor in parallel with the external load. In general, the feedback resistor should be limited to the 200 $\Omega$  to 1.5k $\Omega$  range. In this case, it is preferable to increase both the R<sub>F</sub> and R<sub>G</sub> values as shown in Figure 7, and then achieve the input matching impedance with a third resistor (R<sub>M</sub>) to ground. The total input impedance becomes the parallel combination of  $R_G$  and  $R_M$ .

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and hence influences the bandwidth. For the example in Figure 7, the  $R_M$  value combines in parallel with the external  $50\Omega$  source impedance, yielding an effective driving impedance of  $50\Omega \parallel 576\Omega = 26.8\Omega$ . This impedance is added in series with  $R_G$  for calculating the noise gain. The resultant is 2.87 for Figure 7, as opposed to only 2 if  $R_M$  could be eliminated as discussed above. The bandwidth will therefore be lower for the gain of -2 circuit of Figure 7 (NG = +2.9) than for the gain of +2 circuit of Figure 1.

The third important consideration in inverting amplifier design is setting the bias current cancellation resistors on the non-inverting input (a parallel combination of  $R_T$  = 750 $\Omega$ ). If this resistor is set equal to the total DC resistance looking out of the inverting node, the output DC error, due to the input bias currents, will be reduced to (input offset current) • R<sub>F</sub>. The inverting input's bias current flows through  $R_F$  because of the 0.1µF capacitor. Thus, we need  $R_T = 750\Omega = 1.50k\Omega || 1.50k\Omega$  To reduce the additional high frequency noise introduced by this R<sub>T</sub> resistor, and power supply feedthrough, it is bypassed with a capacitor. If we had  $R_T < 400\Omega$ , its noise contribution would be minimal. As a minimum, the OPA2631 requires an R<sub>T</sub> value of 50 $\Omega$  to damp out parasitic-induced peaking—a direct short to ground on the non-inverting input runs the risk of a very high frequency instability in the input stage.

#### **OUTPUT CURRENT AND VOLTAGE**

The OPA2631 provides outstanding output voltage capability. Under no-load conditions at +25°C, the output voltage typically swings closer than 130mV to either supply rail; the guaranteed swing limit is within 400mV of either rail ( $V_S =$ +5V).

The minimum specified output voltage and current specifications over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold start-up will the output current and voltage decrease to the numbers shown in the guaranteed tables. As the output transistors deliver power, their junction temperatures will increase, decreasing their  $V_{BE}$ 's (increasing the available output voltage swing) and increasing their current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications since the output stage junction temperatures will be higher than the minimum specified operating ambient.

To maintain maximum output stage linearity, no output short-circuit protection is provided. This will not normally be a problem since most applications include a series matching resistor at the output that will limit the internal power dissipation if the output side of this resistor is shorted to ground.

#### DRIVING CAPACITIVE LOADS

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an A/D converter—including additional external capacitance which may be recommended to improve A/D linearity. A high speed, high open-loop gain amplifier like the OPA2631 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the primary considerations are frequency response flatness, pulse response fidelity and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load.

The Typical Performance Curves show the recommended  $R_s$  versus capacitive load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA2631. Long PC board traces, unmatched cables, and connections to multiple devices can easily exceed this value. Always consider this effect carefully, and add the recommended series resistor as close as possible to the output pin (see Board Layout Guidelines).

The criterion for setting this  $R_S$  resistor is a maximum bandwidth, flat frequency response at the load. For a gain of +2, the frequency response at the output pin is already slightly peaked without the capacitive load, requiring relatively high values of  $R_S$  to flatten the response at the load. Increasing the noise gain will also reduce the peaking (see Figure 6).

#### **DISTORTION PERFORMANCE**

The OPA2631 provides good distortion performance into a 150 $\Omega$  load. Relative to alternative solutions, it provides exceptional performance into lighter loads and/or operating on a single +3V supply. Generally, the 3rd harmonic will dominate the distortion. Focusing then on the 3rd harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network; in the non-inverting configuration (Figure 1) this is sum of  $R_F + R_G$ , while in the inverting configuration, it is just  $R_F$ .

#### NOISE PERFORMANCE

High slew rate, unity gain stable, voltage feedback op amps usually achieve their slew rate at the expense of a higher input noise voltage. The  $6.0nV/\sqrt{Hz}$  input voltage noise for the OPA2631 is, however, much lower than comparable amplifiers. The input-referred voltage noise, and the two input-referred current noise terms ( $1.9pA/\sqrt{Hz}$ ), combine to give low output noise under a wide variety of operating conditions. Figure 8 shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either  $nV/\sqrt{Hz}$  or  $pA/\sqrt{Hz}$ . The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 1 shows the general form for the output noise voltage using the terms shown in Figure 8.



FIGURE 8. Noise Analysis Model.

#### **Equation 1:**

$$E_{O} = \sqrt{(E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S})NG^{2} + (I_{BI}R_{F})^{2} + 4kTR_{F}NG}$$

Dividing this expression by the noise gain (NG =  $(1+R_F/R_G)$ ) will give the equivalent input-referred spot noise voltage at the non-inverting input, as shown in Equation 2.

**Equation 2:** 

$$E_{N} = \sqrt{E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + (\frac{I_{BI}R_{F}}{NG})^{2} + \frac{4kTR_{F}}{NG}}$$

Evaluating these two equations for the circuit and component values shown in Figure 1 will give a total output spot noise voltage of  $13.1 \text{nV}/\sqrt{\text{Hz}}$  and a total equivalent input spot noise voltage of  $6.6 \text{nV}/\sqrt{\text{Hz}}$ . This is including the noise added by the resistors. This total input-referred spot noise voltage is not much higher than the  $6.0 \text{nV}/\sqrt{\text{Hz}}$  specification for the op amp voltage noise alone. This will be the case as long as the impedances appearing at each op amp input are limited to the previously recommend maximum value of  $400\Omega$ , and the input attenuation is low.

#### DC ACCURACY AND OFFSET CONTROL

The balanced input stage of a wideband voltage feedback op amp allows good output DC accuracy in a wide variety of applications. The power supply current trim for the OPA2631 gives even tighter control than comparable products. Although the high-speed input stage does require relatively high input bias current (typically  $11\mu$ A out of each input terminal), the close matching between them may be used to reduce the output DC error caused by this current. This is done by matching the DC source resistances appearing at the two inputs. Evaluating the configuration of Figure 1 (which has matched DC input resistances), using worst-case  $+25^{\circ}$ C input offset voltage and current specifications, gives a worstcase output offset voltage equal to: (NG = non-inverting signal gain at DC)

$$\begin{split} & \pm (\text{NG} \bullet \text{V}_{\text{OS(MAX)}}) \pm (\text{R}_{\text{F}} \bullet \text{I}_{\text{OS(MAX)}}) \\ & = \pm (1 \bullet 6.0 \text{mV}) \pm (750 \Omega \bullet 2.0 \mu \text{A}) \\ & = \pm 6.8 \text{mV} = \text{Output Offset Range for Figure 1} \end{split}$$

A fine scale output offset null, or DC operating point adjustment, is often required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most of these techniques are based on adding a DC current through the feedback resistor. In selecting an offset trim method, one key consideration is the impact on the desired signal path frequency response. If the signal path is intended to be non-inverting, the offset control is best applied as an inverting summing signal to avoid interaction with the signal source. If the signal path is intended to be inverting, applying the offset control to the non-inverting input may be considered. Bring the DC offsetting current into the inverting input node through resistor values that are much larger than the signal path resistors. This will insure that the adjustment circuit has minimal effect on the loop gain and hence the frequency response.

#### THERMAL ANALYSIS

Maximum desired junction temperature will set the maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 175°C.

Operating junction temperature (T<sub>J</sub>) is given by  $T_A + P_D \cdot \theta_{JA}$ . The total internal power dissipation (P<sub>D</sub>) is the sum of quiescent power (P<sub>DQ</sub>) and additional power dissipated in the output stage (P<sub>DL</sub>) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part. P<sub>DL</sub> will depend on the required output signal and load but would, for resistive load connected to mid-supply (V<sub>S</sub>/2), be at a maximum when the output is fixed at a voltage equal to V<sub>S</sub>/4 or 3V<sub>S</sub>/4. Under this condition, P<sub>DL</sub> = V<sub>S</sub><sup>2</sup>/(16 • R<sub>L</sub>), where R<sub>L</sub> includes feedback network loading.

Note that it is the power in the output stage and not into the load that determines internal power dissipation.

As a worst-case example, compute the maximum  $T_J$  using the circuit of Figure 1 operating at the maximum specified ambient temperature of +85°C and driving a 150 $\Omega$  load at mid-supply, for both channels:

 $P_{\rm D} = 2 (10V \bullet 6.9 \text{mA} + 5^2 / (16 \bullet (150\Omega \parallel 1500\Omega))) = 160 \text{mW}$ Maximum T<sub>I</sub> = +85°C + (0.16W • 150°C/W) = 109°C.

Although this is still well below the specified maximum junction temperature, system reliability considerations may require lower guaranteed junction temperatures. The highest possible internal dissipation will occur if the load requires current to be forced into the output at high output voltages or sourced from the output at low output voltages. This puts a high current through a large internal voltage drop in the output transistors.

### **BOARD LAYOUT GUIDELINES**

Achieving optimum performance with a high frequency amplifier like the OPA2631 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

**a) Minimize parasitic capacitance** to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the non-inverting input, it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.

**b) Minimize the distance** (<0.25") from the power supply pins to high frequency  $0.1\mu$ F decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power supply connections should always be decoupled with these capacitors. An optional supply decoupling capacitor ( $0.1\mu$ F) across the two power supplies (for bipolar operation) will improve 2nd harmonic distortion performance. Larger ( $2.2\mu$ F to  $6.8\mu$ F) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.

c) Careful selection and placement of external components will preserve the high frequency performance. Resistors should be a very low reactance type. Surfacemount resistors work best and allow a tighter overall layout. Metal film or carbon composition axially-leaded resistors can also provide good high frequency performance. Again, keep their leads and PC board traces as short as possible. Never use wirewound type resistors in a high frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as non-inverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal film or surfacemount resistors have approximately 0.2pF in shunt with the resistor. For resistor values >  $1.5k\Omega$ , this parasitic capacitance can add a pole and/or zero below 500MHz that can effect circuit operation. Keep resistor values as low as possible consistent with load driving considerations. The 750 $\Omega$  feedback used in the typical performance specifications is a good starting point for design. See Figure 6 for the unity gain follower application.

d) Connections to other wideband devices on the board may be made with short direct traces or through on-board transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R<sub>s</sub> from the plot of Recommended R<sub>S</sub> vs Capacitive Load. Low parasitic capacitive loads (< 5pF) may not need an R<sub>S</sub> since the OPA2631 is nominally compensated to operate with a 2pF parasitic load. Higher parasitic capacitive loads without an R<sub>s</sub> are allowed as the signal gain increases (increasing the unloaded phase margin) If a long trace is required, and the 6dB signal loss intrinsic to a doubly terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50 $\Omega$  environment is normally not necessary on board, and in fact, a higher impedance environment will improve distortion as shown in the distortion versus load plots. With a characteristic board trace impedance defined (based on board material and trace dimensions), a matching series resistor into the trace from the output of the OPA2631 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device; this total effective impedance should be set to match the trace impedance. If the 6dB attenuation of a doubly terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the plot of Recommended R<sub>S</sub> vs Capacitive Load. This will not preserve signal integrity as well as a

doubly terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

**e**) Socketing a high speed part is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA2631 onto the board.

### INPUT AND ESD PROTECTION

The OPA2631 is built using a very high speed complementary bipolar process. The internal junction breakdown voltages are relatively low for this very small geometry device. This breakdown is reflected in the Absolute Maximum Ratings table. All device pins are protected with internal ESD protection diodes to the power supplies as shown in Figure 9.

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (e.g., in systems with  $\pm 15V$  supply parts driving into the OPA2631), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response.



FIGURE 9. Internal ESD Protection.