4-Bit Bidirectional Universal Shift Register


High-Performance Silicon-Gate CMOS

The MC74HC194 is identical in pinout to the LS194 and the MC14194B metal gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

This static shift register features parallel load, serial load (shift right and shift left), hold, and reset modes of operation. These modes are tabulated in the Function Table, and further explanation can be found in the Pin Description section.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- · High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 74
- Chip Complexity 164 FETs or 41 Equivalent Gates

LOGIC DIAGRAM



MC74HC194



PIN	ASSIGN	IMENT
RESET [1 •	16] V _{CC}
SAC	2	15 Q _A
ΑC	3	14 Q _B
в[4	13 Q _C
С[5	12 Q _D
D[6	11 CLOCK
s _D [7	10 S1
GND [8	9] S0
g 1000.		F tapy

FUNCTION TABLE

				Input	s					144				7.70 /
		de lect			rial ata		Paralle	el Data	3		Out	outs		Operating
Reset	S1	S0	Clock	S _D	SA	Α	В	С	D	QA	QB	QC	Q_D	Mode
L	Х	Х	Х	Х	Х	Х	X	Х	X	L	L	L	L	Reset
Н	Н	Н		Х	X	а	b	С	d	а	b	С	d	Parallel Load
H H	L	H	5	X X	H2	X X	X X	X X	X X	H L	Q _{An} Q _{An}	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Shift Right
H	H	L	<u></u>	H L	X X	X	X X	X X	X X	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	H L	Shift Left
H H H	L X X	L X X	X L H	X X X	X X X	X X X	X X X	X X X	X X X		No Ch No Ch No Ch	nange		Hold

H = high level (steady state)

| D | F | low level (steady state)

a, b, c, d = the level of steady–state input at inputs A, B, C, or D, respectively. $Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn}$ = the level of Q_{A}, Q_{B}, Q_{C} , or Q_{D} , respectively, before the most recent $\mathcal L$ transition of the clock.

MC74HC194

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
ICC	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air Plastic DIP†	750	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq VCC. Unused inputs must always be tied to an appropriate logic voltage

level (e.g., either GND or V_{CC}). Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
VCC	DC Supply Voltage (Referenced to	2.0	6.0	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (F	Referenced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low–Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VOH	Minimum High–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu\text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA	6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

^{*} Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: - 10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
^t PHL	Maximum Propagation Delay, Reset to Q (Figures 2 and 4)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
 2. Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V _{CC} = 5.0 V		Ì
C_{PD}	Power Dissipation Capacitance (Per Package)*	90	pF	l

^{*} Used to determine the no-load dynamic power consumption: PD = CPD VCC2f + ICC VCC. For load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

TIMING REQUIREMENTS (Input $t_f = t_f = 6 \text{ ns}$)

			Gu	aranteed Li	mit	
Symbol	Parameter	v _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{su}	Minimum Setup Time, Parallel Data Inputs to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _{SU}	Minimum Setup Time, S1 or S2 to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _{SU}	Minimum Setup Time, S _A or S _D to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
^t h	Minimum Hold Time, Clock to any Input (except Reset) (Figure 3)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _W	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

PIN DESCRIPTIONS

DATA INPUTS

A, B, C, D (Pins 3, 4, 5, 6)

Parallel data inputs.

SA (Pin 2)

Serial-data input when using shift-right mode.

SD (Pin 7)

Serial-data input when using shift-left mode.

OUTPUTS

Q_A, Q_B, Q_C, Q_D (Pins 15, 14, 13, 12)

Parallel data outputs.

CONTROL INPUTS

Clock (Pin 11)

Clock Input. The shift register is completely static, allowing Clock rates down to DC in a continuous or intermittent mode.

Reset (Pin 1)

A low level applied to this pin resets all stages and forces all outputs low.

S0, S1 (Pins 9, 10)

Mode—select inputs. These inputs control the mode of operation as described in the function table and below.

Parallel Load Mode (S1 = H, S0 = H)

Data is loaded into the device with a positive transition of the Clock input.

Shift Right Mode (S1 = L, S0 = H)

With a positive transition of the Clock input, each bit is shifted right (in the direction Q_A toward Q_D) one stage and data on the S_A Serial Data Input is shifted into stage A.

Shift Left Mode (S1 = H, S0 = L)

With a positive transition of the Clock input, each bit is shifted left (in the direction Q_D toward Q_A) one stage and data on the S_D Serial Data Input is shifted into stage D.

Hold Mode (S1 = L, S0 = L)

Outputs are held.

SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.




^{*} Includes all probe and jig capacitance

Figure 4. Test Circuit



TIMING DIAGRAM



OUTLINE DIMENSIONS

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 VIA EM 1082
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN MAX		MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.070	1.02	1.77
G	0.	100 BSC	2	.54 BSC
Н	0.	.050 BSC	1	.27 BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
М	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and "are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com –TOUCHTONE (602) 244–6609 INTERNET: http://Design_NET.com

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

