# High Current，High Power OPERATIONAL AMPLIFIER 

## FEATURES

－HIGH OUTPUT CURRENT：10A
－WIDE POWER SUPPLY VOLTAGE： $\pm 10 \mathrm{~V}$ to $\pm 45 \mathrm{~V}$
－USER－SET CURRENT LIMIT
－SLEW RATE：10V／us
－FET INPUT：$I_{B}=200$ pA max
－CLASS A／B OUTPUT STAGE
－QUIESCENT CURRENT：25mA max
－HERMETIC TO－3 PACKAGE－ ISOLATED CASE

## DESCRIPTION

The OPA502 is a high output current operational amplifier designed to drive a wide range of resistive and reactive loads．Its complementary class A／B output stage provides superior performance in applications requiring freedom from crossover distor－ tion．Resistor－programmable current limits provide protection for both the amplifier and the load during abnormal operating conditions．An adjustable foldover current limit can also be used to protect against potentially damaging conditions．
The OPA502 employs a custom monolithic op amp／ driver circuit and rugged complementary output transistors，providing excellent DC and dynamic performance．
The industry－standard 8－pin TO－3 package is electri－ cally isolated from all circuitry．This allows the OPA502 to be mounted directly to a heat sink without cumbersome insulating hardware which degrade thermal performance．The OPA502 is available in $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range．

## APPLICATIONS

－MOTOR DRIVER
－SERVO AMPLIFIER
－PROGRAMMABLE POWER SUPPLY
－ACTUATOR DRIVER
－AUDIO AMPLIFIER
－TEST EQUIPMENT


## SPECIFICATIONS

$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITION | OPA502BM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage vs Temperature vs Power Supply | Specified Temp. Range $V_{S}= \pm 10 \mathrm{~V} \text { to } \pm 45 \mathrm{~V}$ | 74 | $\begin{gathered} \pm 0.5 \\ \pm 5 \\ 92 \end{gathered}$ | $\pm 5$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ Input Bias Current Input Offset Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 12 \\ & \pm 3 \end{aligned}$ | 200 | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ |
| NOISE <br> Input Voltage Noise Noise Density, Current Noise Density, | $\begin{aligned} & f=1 \mathrm{kHz} \\ & f=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} 25 \\ 3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{f} \mathrm{~A} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range, Positive Negative <br> Common-Mode Rejection | Linear Operation Linear Operation $\mathrm{V}_{\mathrm{CM}}= \pm 35 \mathrm{~V}$ | $\begin{gathered} (\mathrm{V}+)-5 \\ (\mathrm{~V}-)+5 \\ 74 \end{gathered}$ | $\begin{gathered} (\mathrm{V}+)-4 \\ (\mathrm{~V}-)+4 \\ 106 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{12}\| \| 5 \\ & 10^{12}\| \| 4 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-Loop Voltage Gain | $\mathrm{V}_{\mathrm{O}}= \pm 34 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=6 \Omega$ | 92 | 103 |  | dB |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product Slew Rate Full-Power Bandwidth Total Harmonic Distortion <br> Capacitive Load | $\begin{gathered} \mathrm{G}=+10, \mathrm{R}_{\mathrm{L}}=50 \Omega \\ 68 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=6 \Omega \\ \mathrm{G}=+3, \mathrm{f}=20 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{O}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \Omega \end{gathered}$ | See Figure 6 |  |  | MHz <br> V/ $\mu \mathrm{s}$ <br> \% |
| OUTPUT <br> Voltage Output, Positive <br> Negative <br> Positive <br> Negative <br> Current Output <br> Short Circuit Current | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=1 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=1 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & (\mathrm{V}+)-6 \\ & (\mathrm{~V}-)+6 \end{aligned}$ | $\begin{aligned} & (\mathrm{V}+)-3.5 \\ & (\mathrm{~V}-)+3.6 \\ & (\mathrm{~V}+)-2.5 \\ & (\mathrm{~V}-)+3.1 \\ & \text { SOA Cur } \end{aligned}$ <br> or Progra |  | $\begin{aligned} & \text { V } \\ & \text { V } \\ & \text { V } \\ & \text { V } \end{aligned}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $\mathrm{I}_{0}=0$ | $\pm 10$ | $\begin{aligned} & \pm 40 \\ & \pm 20 \end{aligned}$ | $\begin{aligned} & \pm 45 \\ & \pm 25 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Storage <br> Thermal Resistance, $\theta_{\mathrm{Jc}}$ | $\begin{gathered} \text { DC } \\ \text { AC } \mathrm{f} \geq 50 \mathrm{~Hz} \\ \text { No Heat Sink } \end{gathered}$ | $\begin{aligned} & -40 \\ & -55 \end{aligned}$ | $\begin{gathered} 1.25 \\ 0.8 \\ 30 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \\ 1.4 \\ 0.9 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTE: (1) High-speed test at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$



NOTE: (1) Stresses above these ratings may cause permanent damage.

## PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE <br> DRAWING <br> NUMBER $^{(1)}$ | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: | :---: |
| OPA502BM | 8 -Pin TO-3 | 030 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

## PIN CONFIGURATION



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$, unless otherwise noted.





## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$, unless otherwise noted.





INPUT BIAS CURRENT vs



## TYPICAL PERFORMANCE CURVES (CONT)

$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$, unless otherwise noted.






## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$, unless otherwise noted.


## APPLICATIONS INFORMATION

Power supply terminals should be bypassed with low series impedance capacitors such as ceramic or tantalum close to the device pins. Power supply wiring should have low series impedance and inductance. Figure 1 indicates the high current connections in bold lines.
Current limit is set with two external resistors-one for positive output current and one for negative output current (see Figure 1). For conventional current limit, independent of output voltage, pin 7 should be left open (see "Foldback Current Limit"). Limiting occurs when the output current causes sufficient voltage drop across $\mathrm{R}_{\mathrm{CL}}$ to turn on the respective current limit transistor. The limit current decreases at high temperature (see typical performance curve "Current Limit vs Temperature).
Figure 1 also shows nominal current limit produced by standard resistor values. See also the typical performance curve "Current Limit vs Limit Resistance". The output current must flow through this resistor, so its power rating must be chosen accordingly. The table in Figure 1 shows the power dissipation of the current limit resistor during continuous current limit (room temperature). Connections from the current limit resistors to the device pins can typically add $0.02 \Omega$ to $0.05 \Omega$ to the effective value of $\mathrm{R}_{\mathrm{CL}}$. This significantly affects the current limit value for high output currents.
The current limit resistors can be chosen from a variety of types. Most common wire-wound types are satisfactory, although some physically large types may have excessive inductance which can cause problems. You should test your circuits with the exact resistor type planned for production use.

You can set different current limits for positive and negative current. Resistors are chosen with the same table of values in Figure 1.

## SAFE OPERATING AREA

Stress on the output transistors is determined by the output current and the voltage across the conducting output transis-


FIGURE 1. Basic Circuit Connections.
tor. The power dissipated by the output transistor is equal to the product of the output current and the voltage across the conducting transistor, $\mathrm{V}_{\mathrm{CE}}$. The Safe Operating Area (SOA curve, Figure 2) shows the permissible range of voltage and current.

The safe output current decreases as $\mathrm{V}_{\mathrm{CE}}$ increases. Output short-circuits are a very demanding case for SOA. A shortcircuit to ground forces the full power supply voltage ( $\mathrm{V}+$ or $\mathrm{V}-)$ across the conducting transistor. With $\mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$ the current limit must be set for $3 \mathrm{~A}\left(25^{\circ} \mathrm{C}\right)$ to be safe for continuous short-circuit to ground. For further insight on SOA, consult AB-039.


FIGURE 2. Safe Operating Area (SOA).

## UNBALANCED POWER SUPPLIES

Some applications do not require equal positive and negative output voltage swing. The power supply voltages of the OPA502 do not need to be equal. Figure 3 shows a circuit designed for a positive output voltage and current. The -5 V power supply voltage assures that the inputs of the OPA502 are operated within their linear common-mode range. The V+ power supply could range from 15 V to 85 V . The total voltage (V- to $\mathrm{V}+$ ) can range from 20 V to 90 V .


FIGURE 3. Unbalanced Power Supplies.

## FOLDOVER CURRENT LIMIT

By connecting a resistor from pin 7 to ground, you can make the limit current vary with output voltage. The foldover limit
circuit can be set to allow high output current when $\mathrm{V}_{\mathrm{CE}}$ is low (high output voltage). Output current limits at a lower value under the more stressful condition when $\mathrm{V}_{\mathrm{CE}}$ is high, (output voltage is low).

The behavior of this voltage-dependant current limit is described by the following equation.

$$
\mathrm{I}_{\mathrm{LIMIT}}=\frac{0.81+\left(\frac{0.28 \mathrm{~V}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{FO}}+20}\right)}{\mathrm{R}_{\mathrm{CL}}}+0.03
$$

where: $V_{O}$ is the output voltage measured with respect to ground.
$\mathrm{R}_{\mathrm{FO}}$ is the resistor connected from pin 7 to ground (in k ohms).
$\mathrm{R}_{\mathrm{CL}}$ is the current limit resistor (in ohms).

The foldover limit circuitry can be set to allow large voltage and current to resistive loads, yet limit output current to a safe value with an output short circuit.
Reactive or EMF-generating loads can produce unexpected behavior with the foldover circuit driven into limiting. With a reactive load, peak output current occurs at low or zero output voltage. Compared to a resistive load, a reactive load with the same total impedance will be more likely to activate the foldover limit circuitry.


FIGURE 4. Diode Protection of Output.

## OUTPUT PROTECTION

The output stage of the OPA502 is protected by internal diode clamps to the power supply terminals. These internal diodes are similar to common silicon rectifier types and may not be fast enough for adequate protection. For loads that can deliver large reverse kickback current (greater than 5A) to the output, external fast-recovery clamp diodes are recommended (Figure 4). For these diodes (internal or external) to provide the intended protection, the power supplies must provide a low impedance to a reverse current.

## COMPENSATION AND STABILITY

Capacitance at the inverting input causes a high frequency pole in the feedback path. This reduces phase margin, causing pulse response ringing, and in severe cases, oscillations. A low value feedback capacitor can reduce or eliminate this effect by maintaining a constant feedback factor at high frequency (see Figure 5).

Depending on the load conditions, precautions may be required when using the OPA502 in low gains. Gains less than $+3 \mathrm{~V} / \mathrm{V}$ or $-2 \mathrm{~V} / \mathrm{V}$ may cause oscillations, particularly with capacitive loads. Figure 6 shows several circuits for low gain and capacitive loads.
Large value feedback capacitors used to limit the closed-loop bandwidth or form an integrator may also produce instability because the closed-loop gain approaches unity at high frequency.


FIGURE 5. Compensating Input Capacitance.

## MOUNTING AND HEAT SINKING

Most applications require a heat sink to assure that the maximum junction temperature is not exceeded. The heat sink required depends on the power dissipated and on ambient conditions. Consult Application Bulletin AB-038 for information on determining heat sink requirements.
The case of the OPA502 is isolated from all circuitry and can be fastened directly to a heat sink. This eliminates cumbersome insulating hardware that degrades thermal performance. Consult Application Bulletin AB-037 for proper mounting techniques and procedures for TO-3 power products.

## SOCKET

A mating socket, 0804 MC is available for the OPA502 and can be purchased from Burr-Brown. Although not required, this socket makes interchanging parts easy, especially during design and testing.


Prevents


FIGURE 6. Compensation Circuits.


FIGURE 7. Low Distortion Composite Amplifier.


FIGURE 8. Bridge Drive Circuit.


FIGURE 9. Digitally Programmable Power Supply.

