# **One-of-Ten Decoder**

The LSTTL/MSI SN74LS42 is a Multipurpose Decoder designed to accept four BCD inputs and provide ten mutually exclusive outputs. The LS42 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families.

- Multifunction Capability
- Mutually Exclusive Outputs
- Demultiplexing Capability
- Input Clamp Diodes Limit High Speed Termination Effects



#### ON Semiconductor

Formerly a Division of Motorola http://onsemi.com

> LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

| Symbol          | Parameter                           | Min  | Тур | Max  | Unit |
|-----------------|-------------------------------------|------|-----|------|------|
| V <sub>CC</sub> | Supply Voltage                      | 4.75 | 5.0 | 5.25 | V    |
| T <sub>A</sub>  | Operating Ambient Temperature Range | 0.7  | 25  | 70   | °C   |
| I <sub>OH</sub> | Output Current – High               |      |     | -0.4 | mA   |
| l <sub>OL</sub> | Output Current – Low                |      |     | 8.0  | mA   |



PLASTIC N SUFFIX CASE 648




SOIC D SUFFIX CASE 751B

#### **ORDERING INFORMATION**

| Device    | Package    | Shipping         |
|-----------|------------|------------------|
| SN74LS42N | 16 Pin DIP | 2000 Units/Box   |
| SN74LS42D | 16 Pin     | 2500/Tape & Reel |



#### **CONNECTION DIAGRAM DIP (TOP VIEW)**




NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

|                                     |                     | LOADING (Note a) |           |  |
|-------------------------------------|---------------------|------------------|-----------|--|
| PIN NAMES                           |                     | HIGH             | LOW       |  |
| $\frac{A_0 - A_3}{0 \text{ to } 9}$ | Address Inputs      | 0.5 U.L.         | 0.25 U.L. |  |
| 0 to 9                              | Outputs, Active LOW | 10 U.L.          | 5 U.L.    |  |

NOTES:


a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

#### LOGIC SYMBOL



V<sub>CC</sub> = PIN 16 GND = PIN 8

#### **LOGIC DIAGRAM**



V<sub>CC</sub> = PIN 16 GND = PIN 8

= PIN NUMBERS

#### **FUNCTIONAL DESCRIPTION**

The LS42 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with LOW input enables.

The logic design of the LS42 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input  $A_3$  produces a useful inhibit function when the LS42 is used as a one-of-eight decoder. The  $A_3$  input can also be used as the Data input in an 8-output demultiplexer application.

#### **TRUTH TABLE**

| A <sub>0</sub> | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | ō | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|----------------|----------------|----------------|----------------|---|---|---|---|---|---|---|---|---|---|
| L              | L              | L              | L              | L | Н | Н | Н | Н | Н | Н | Н | Н | Н |
| Н              | L              | L              | L              | Н | L | Н | Н | Н | Н | Н | Н | Н | Н |
| L              | Н              | L              | L              | Н | Н | L | Η | Н | Н | Н | Н | Н | Н |
| Н              | Н              | L              | L              | Н | Η | Н | L | Н | Η | Н | Н | Η | Н |
| L              | L              | Н              | L              | Н | Н | Н | Н | L | Н | Н | Н | Н | Н |
| Н              | L              | Н              | L              | Н | Η | Н | Η | Н | L | Н | Н | Η | Н |
| L              | Н              | Н              | L              | Н | Н | Н | Н | Н | Н | L | Н | Н | Н |
| Н              | Н              | Н              | L              | Н | Η | Н | Η | Н | Η | Н | L | Η | Н |
| L              | L              | L              | Н              | Н | Н | Н | Η | Н | Н | Н | Н | L | Н |
| Н              | L              | L              | Н              | Н | Н | Н | Н | Н | Н | Н | Н | Н | L |
| L              | Н              | L              | Н              | Н | Н | Н | Η | Н | Н | Н | Н | Н | Н |
| Н              | Н              | L              | Н              | Н | Н | Н | Н | Н | Н | Н | Н | Н | Н |
| L              | L              | Н              | Н              | Н | Н | Н | Н | Н | Н | Н | Н | Н | Н |
| Н              | L              | Н              | Н              | Н | Н | Н | Н | Н | Н | Н | Н | Н | Н |
| L              | Н              | Н              | Н              | Н | Н | Н | Η | Н | Н | Н | Н | Н | Н |
| Н              | Н              | Н              | Н              | Н | Н | Н | Н | Н | Н | Н | Н | Н | Н |

H = HIGH Voltage Level L = LOW Voltage Level

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

|                 |                                | Limits |       |      |      |   |   |  |
|-----------------|--------------------------------|--------|-------|------|------|---|---|--|
| Symbol          | Parameter                      | Min    | Тур   | Max  | Unit | Test Conditions   |   |  |
| V <sub>IH</sub> | Input HIGH Voltage             | 2.0    |       |      | V    | Guaranteed Input HIGH Voltage for All Inputs                                    |   |  |
| V <sub>IL</sub> | Input LOW Voltage              |        |       | 0.8  | V    | Guaranteed Input LOW Voltage for All Inputs                                     |   |  |
| V <sub>IK</sub> | Input Clamp Diode Voltage      |        | -0.65 | -1.5 | V    | $V_{CC} = MIN, I_{IN} = -18 \text{ mA}$   |   |  |
| V <sub>OH</sub> | Output HIGH Voltage            | 2.7    | 3.5   |      | V    | $V_{CC}$ = MIN, $I_{OH}$ = MAX, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ per Truth Table |   |  |
|                 | Output LOW Voltage             |        | 0.25  | 0.4  | V    | I <sub>OL</sub> = 4.0 mA  | $V_{CC} = V_{CC} MIN,$  |  |
| V <sub>OL</sub> |                                |        | 0.35  | 0.5  | V    | I <sub>OL</sub> = 8.0 mA  | V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>per Truth Table |  |
|                 | lancet I II O I I Command      |        |       | 20   | μΑ   | V <sub>CC</sub> = MAX, V <sub>IN</sub>  | = 2.7 V   |  |
| I <sub>IH</sub> | Input HIGH Current             |        |       | 0.1  | mA   | $V_{CC} = MAX$ , $V_{IN} = 7.0 V$   |   |  |
| I <sub>IL</sub> | Input LOW Current              |        |       | -0.4 | mA   | $V_{CC} = MAX$ , $V_{IN} = 0.4 V$   |   |  |
| I <sub>OS</sub> | Short Circuit Current (Note 1) | -20    |       | -100 | mA   | V <sub>CC</sub> = MAX   |   |  |
| Icc             | Power Supply Current           |        |       | 13   | mA   | V <sub>CC</sub> = MAX   |   |  |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

### AC CHARACTERISTICS $(T_A = 25^{\circ}C)$

|                                      |                                 | Limits |          |          |      |                 |                         |
|--------------------------------------|---------------------------------|--------|----------|----------|------|-----------------|-------------------------|
| Symbol                               | Parameter                       | Min    | Тур      | Max      | Unit | Test Conditions |                         |
| t <sub>PLH</sub>                     | Propagation Delay<br>(2 Levels) |        | 15<br>15 | 25<br>25 | ns   | Figure 2        | V <sub>CC</sub> = 5.0 V |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>(3 Levels) |        | 20<br>20 | 30<br>30 | ns   | Figure 1        | C <sub>L</sub> = 15 pF  |

#### **AC WAVEFORMS**





Figure 1. Figure 2.

#### **PACKAGE DIMENSIONS**

#### **N SUFFIX** PLASTIC PACKAGE CASE 648-08 ISSUE R




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

|     | INC       | HES   | MILLIN   | IETERS |  |  |  |  |  |
|-----|-----------|-------|----------|--------|--|--|--|--|--|
| DIM | MIN       | MAX   | MIN      | MAX    |  |  |  |  |  |
| Α   | 0.740     | 0.770 | 18.80    | 19.55  |  |  |  |  |  |
| В   | 0.250     | 0.270 | 6.35     | 6.85   |  |  |  |  |  |
| С   | 0.145     | 0.175 | 3.69     | 4.44   |  |  |  |  |  |
| D   | 0.015     | 0.021 | 0.39     | 0.53   |  |  |  |  |  |
| F   | 0.040     | 0.70  | 1.02     | 1.77   |  |  |  |  |  |
| G   | 0.100 BSC |       | 2.54 BSC |        |  |  |  |  |  |
| Н   | 0.050     | BSC   | 1.27     | BSC    |  |  |  |  |  |
| J   | 0.008     | 0.015 | 0.21     | 0.38   |  |  |  |  |  |
| K   | 0.110     | 0.130 | 2.80     | 3.30   |  |  |  |  |  |
| L   | 0.295     | 0.305 | 7.50     | 7.74   |  |  |  |  |  |
| M   | 0°        | 10 °  | 0 °      | 10 °   |  |  |  |  |  |
| S   | 0.020     | 0.040 | 0.51     | 1.01   |  |  |  |  |  |

#### **PACKAGE DIMENSIONS**

#### **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05 **ISSUE J**



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|     | MILLIN | IETERS | INC       | HES   |  |  |
|-----|--------|--------|-----------|-------|--|--|
| DIM | MIN    | MAX    | MIN       | MAX   |  |  |
| Α   | 9.80   | 10.00  | 0.386     | 0.393 |  |  |
| В   | 3.80   | 4.00   | 0.150     | 0.157 |  |  |
| С   | 1.35   | 1.75   | 0.054     | 0.068 |  |  |
| D   | 0.35   | 0.49   | 0.014     | 0.019 |  |  |
| F   | 0.40   | 1.25   | 0.016     | 0.049 |  |  |
| G   | 1.27   | BSC    | 0.050 BSC |       |  |  |
| J   | 0.19   | 0.25   | 0.008     | 0.009 |  |  |
| K   | 0.10   | 0.25   | 0.004     | 0.009 |  |  |
| M   | 0 °    | 7°     | 0°        | 7°    |  |  |
| Р   | 5.80   | 6.20   | 0.229     | 0.244 |  |  |
| R   | 0.25   | 0.50   | 0.010     | 0.019 |  |  |

# **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (M-F 1:30pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167

Email: ONlit-asia@hibbertco.com

800-344-3810 Toll Free USA/Canada

**ON Semiconductor Website:** http://onsemi.com
For additional information, please contact your local

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Toll Free from Hong Kong 800-4422-3781

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

**Phone**: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Sales Representative.

**Phone**: 81–3–5487–8345 **Email**: r14153@onsemi.com

CN74LC42/D