## 捷多邦,专业PCB打样工厂,24小时加急出货74AC11898 10-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

DW OR N PACKAGE

SCAS143 - OCTOBER 1990 - REVISED APRIL 1993

- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear
- Fully Synchronous Data Transfers
- Flow-Through Architecture Optimizes **PCB Layout**
- Center-Pin V<sub>CC</sub> and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### (TOP VIEW) $Q_C$ $Q_D \begin{bmatrix} 1 \\ 2 \end{bmatrix}$ 19 Q<sub>A</sub> 18 CLR Q<sub>E</sub> [ 3 GND 4 17 A GND 5 16 VCC GND ☐ 6 15 VCC GND 7 ] CLK $Q_F \prod 8$ 13 Q<sub>G</sub> [] 9 $Q_{1}$ 12

### description

The 74AC11898 features AND-gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data. A low at either input inhibits entry of new data and resets the first flip-flop to the low level on the rising edge of the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low provided the minimum setup and hold time requirements are met. Clocking occurs on the low-to-high transition of the clock input.

The 74AC11898 is characterized for operation from  $-40^{\circ}$ C to 85°C.

### **FUNCTION TABLE**

INPUTS					OUTP	UTS	
CLR	CLK	Α	В	QA	QB		QJ
L	Х	Χ	Χ	- L//	L		L
Н	L	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>		QJO
Н	1	Н	Н	Н	$Q_{AN}$		$Q_{IN}$
HIN	$\uparrow$	L	Χ	L	$Q_{AN}$		$Q_{IN}$
Н	$\uparrow$	Χ	L	L	$Q_{AN}$		$Q_{IN}$


H = high level (steady state)

X = irrelevant (any input, including transitions)

<sup>↑ =</sup> transition from low to high level


Q<sub>n</sub>, Q<sub>in</sub> = the level or Q<sub>A</sub> or Q<sub>J</sub> before the most recent ↑ transition of the clock; indicates a one-bit shift.

### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





### 74AC11898 10-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

SCAS143 - OCTOBER 1990 - REVISED APRIL 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_1 < 0 \text{ or } V_1 > V_{CC})$	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±250 mA
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

### recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		V <sub>CC</sub> = 3 V	2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		$V_{CC} = 5.5 \text{ V}$	3.85			
		V <sub>CC</sub> = 3 V			0.9	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V	3 VCC = 3 V 2.1 VCC = 4.5 V 3.15 VCC = 5.5 V 3.85 VCC = 3 V VCC = 4.5 V  VCC = 5.5 V  0 0 VCC = 3 V VCC = 4.5 V VCC = 5.5 V  VCC = 5.5 V  VCC = 4.5 V VCC = 4.5 V VCC = 4.5 V		1.35	V
		$V_{CC} = 5.5 \text{ V}$			1.65	1
VI	Input voltage		0		VCC	V
۷o	Output voltage		0		VCC	V
		V <sub>CC</sub> = 3 V			-4	
loh	High-level output current	$V_{CC} = 4.5 \text{ V}$			-24	mA
		$V_{CC} = 5.5 \text{ V}$			-24	
		V <sub>CC</sub> = 3 V			12	
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 4.5 V			24	mA
		V <sub>CC</sub> = 5.5 V			24	
Δt/Δν	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.

## 74AC11898 10-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

SCAS143 - OCTOBER 1990 - REVISED APRIL 1993

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vac	TA	A = 25°C	;	MINI	MAY	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	0.1 0.1 0.4 0.44 0.44 1.65 ±1	UNIT
		3 V	2.9			2.9	0.1 0.1 0.1 0.44 0.44 1.65 ±1	
	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4			4.4		
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
Vон	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
	044	4.5 V	3.94			3.8	0.1 0.1 0.4 0.44 0.44 1.65 ±1	
		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1 0.1 0.1 0.44 0.44 1.65 ±1	
		5.5 V			0.1		0.1	
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
	lou = 24 mA	4.5 V			0.36		0.1 0.1 0.1 0.44 0.44 1.65 ±1 μ. 80 μ.	
	10L = 24 111A	5.5 V			0.36			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lį	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	·			pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	PARAMETER	T <sub>A</sub> =	T <sub>A</sub> = 25°C		MAX	UNIT	
	FARAMETER		MIN	MAX	MIN	IVIAA	UNIT
fclock	Clock frequency		0	40	0	40	ns
t <sub>W</sub>	Dulas duration	CLR low	5		5		ns
	Pulse duration	CLK high or low	12.5		12.5		
	Catura tima hafara CLIVT	Data	14		14		
t <sub>su</sub>	Setup time before CLK↑	CLR inactive	1.5		1.5		ns
th	Hold time, data after CLK↑		0		0		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	PARAMETER	T <sub>A</sub> = :	T <sub>A</sub> = 25°C		MAX	UNIT		
	PARAMETER		MIN	MAX	MAX MIN MAX L			
fclock	Clock frequency		0	60	0	60	ns	
t <sub>W</sub> Puls	Pulse duration	CLR low	4.5		4.5		ns	
	Pulse duration	CLK high or low	8.3		8.3			
	Catua tima hafara CLIVA	Data	8.5		8.5			
t <sub>su</sub>	Setup time before CLK↑	CLR inactive	1.5		1.5		ns	
t <sub>h</sub>	Hold time, data after CLK↑		0		0		ns	



## 74AC11898 10-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

SCAS143 - OCTOBER 1990 - REVISED APRIL 1993

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	WAX	UNII
f <sub>max</sub>			40	60		40		MHz
<sup>t</sup> PHL	CLR	Any Q	4.1	9.4	11.7	4.1	13	ns
<sup>t</sup> PLH	CLK	Any	3.3	8.2	10.7	3.3	11.9	20
t <sub>PHL</sub>	OLK	Any Q	3.9	8.9	10.8	3.9	12.2	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
f <sub>max</sub>			60	90		60		MHz
tPHL	CLR	Any Q	3.8	6.7	9.1	3.8	10.3	ns
t <sub>PLH</sub>	CLK	Any O	2.7	5.5	7.9	2.7	8.1	no
t <sub>PHL</sub>	CLK	Any Q	3.1	6.3	8.6	3.1	10	ns

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	122	pF

SCAS143 - OCTOBER 1990 - REVISED APRIL 1993

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated