

- Inputs Are TTL-Voltage Compatible
- Multiple Output Enables Allow Multiuser Control of the Interface
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

This device contains eight flip-flops that feature 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.

With the clock-enable (CLKEN) input low, the eight edge-triggered D-type flip-flops enter data on the low-to-high transition of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. The 74ACT11825 has noninverting data (D) inputs. Taking the clear (CLR) input low causes the eight Q outputs to go low independently of the clock.

Multiuser buffered output-enable (\overline{OE}_1 , \overline{OE}_2 , and \overline{OE}_3) inputs can be used to place the eight outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The output enable (OE) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT11825 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE

INPUTS					OUTPUT Q
$\overline{OE}^†$	CLR	CLKEN	CLK	D	
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q_0
H	X	X	X	X	Z

† OE = H if any of \overline{OE}_1 , \overline{OE}_2 , or \overline{OE}_3 are high.

OE = L if all of \overline{OE}_1 , \overline{OE}_2 , or \overline{OE}_3 are low.


DW PACKAGE
(TOP VIEW)



74ACT11825
8-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS


SCAS154A – D3715, NOVEMBER 1990 – REVISED APRIL 1993

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to V_{CC} + 0.5 V
Output voltage range, V_O (see Note 1)	–0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±200 mA
Storage temperature range	–65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

74ACT11825
8-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS154A-D3715, NOVEMBER 1990 - REVISED APRIL 1993

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_I	Input voltage	0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		V
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85		°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ C$			UNIT
			MIN	TYP	MAX	
V_{OH}	$I_{OH} = -50 \mu A$	4.5 V	4.4		4.4	V
		5.5 V	5.4		5.4	
	$I_{OH} = -24 mA$	4.5 V	3.94		3.8	
		5.5 V	4.94		4.8	
	$I_{OH} = -75 mA^\dagger$	5.5 V			3.85	
V_{OL}	$I_{OL} = 50 \mu A$	4.5 V		0.1	0.1	V
		5.5 V		0.1	0.1	
	$I_{OL} = 24 mA$	4.5 V		0.36	0.44	
		5.5 V		0.36	0.44	
	$I_{OL} = 75 mA^\dagger$	5.5 V			1.65	
I_I	$V_I = V_{CC}$ or GND	5.5 V		± 0.1	± 1	μA
I_{OZ}	$V_O = V_{CC}$ or GND	5.5 V		± 0.5	± 5	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		8	80	μA
ΔI_{CC}^\ddagger	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V		0.9	1	mA
C_i	$V_I = V_{CC}$ or GND	5 V		4.5		pF
C_o	$V_O = V_{CC}$ or GND	5 V		12		pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC} .

74ACT11825
8-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS154A – D3715, NOVEMBER 1990 – REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

			$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
			MIN	MAX			
f_{clock}	Clock frequency		0	122	0	122	MHz
t_W	Pulse duration	CLR low	4	4	4.5	4.5	ns
		CLK high or low	4.5	4.5			
t_{SU}	Setup time before CLK↑	CLR inactive	3	3	3	3	ns
		Data	3	3			
		CLKEN high or low	3	3			
t_H	Hold time after CLK↑	Data	1.5	1.5	2	2	ns
		CLKEN high or low	2	2			

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
f_{max}			122		122			MHz
t_{PLH}	CLK	Q	4.6	7.7	10.2	4.6	11.6	ns
			5.1	8.4	10.9	5.1	12.3	
t_{PHL}	\overline{CLR}	Q	4.5	8.5	11.9	4.5	13.2	ns
t_{PZH}	\overline{OE}	Q	3.3	6.4	9.2	3.3	10.4	ns
			4.2	7.9	11.5	4.2	13	
t_{PHZ}	\overline{OE}	Q	6.1	8.5	10.7	6.1	12	ns
			5.5	7.9	10	5.5	11.2	


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
	Outputs enabled		
C_{pd}	$C_L = 50 \text{ pF}$, $f = 1 \text{ MHz}$	47	pF
	Outputs disabled	34	





74ACT11825
8-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS154A-D3715, NOVEMBER 1990 - REVISED APRIL 1993

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.