SCAS192 - D3994, MARCH 1992 - REVISED APRIL 1993

- Designed to Ensure Defined Voltage Levels on Floating Bus Lines in CMOS Systems
- Reduces Undershoot and Overshoot **Caused By Line Reflections**
- Repetitive Peak Forward Current . . . $I_{FRM} = 100 \text{ mA}$
- Inputs Are TTL-Voltage Compatible
- Low Power Consumption (Like CMOS)
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Center-Pin V_{CC} and GND Configuration Minimizes High-Speed Switching Noise

D PACKAGE (TOP VIEW)				
D1 [D2 [GND [GND [D3 [D4 [D5 [3 4	HW	14 13 12 11 10 9	D10 D9 D8 VCC VCC D7
			_	,


description

This device is designed to terminate bus lines in CMOS systems. The integrated low-impedance diodes clamp the voltage of undershoots and overshoots caused by line reflections and ensure signal integrity. The device also contains a bus-hold function that consists of a CMOS-buffer stage with a high-resistance feedback path between its output and its input. The SN74ACT1071 prevents bus lines from floating without using pullup or pulldown resistors.

The high-impedance inputs of these internal buffers are connected to the input terminals of the device. The feedback path on each internal buffer stage keeps a bus line tied to the bus holder at the last valid logic state generated by an active driver before the bus switches to the high-impedance state. WWW.DZSC.COM

The SN74ACT1071 is characterized for operation from -40°C to 85°C.

logic diagram, one of ten channels (positive logic)





SN74ACT1071 10-BIT BUS-TERMINATION ARRAY WITH BUS-HOLD FUNCTION

SCAS192 - D3994, MARCH 1992 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} –0.5 V to 7 V
Input voltage range, V _I (see Note 1)
Continuous input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)
Positive-peak input clamp current, I_{IK} ($V_I > V_{CC}$) ($t_W < 1 \mu s$, duty cycle < 20%) 100 mA
Negative-peak input clamp current, I_{IK} ($V_I < 0$) ($t_W < 1 \mu s$, duty cycle $< 20\%$)
Storage temperature range –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp-current rating is observed.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2.5		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		TA = 25°C			MIN	MAX	UNIT
			MIN	TYP [†]	MAX	IVIIIV I	IVIAA	UNIT
Ι _{ΙL}	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V},$	V _I = 0.8 V	0.15	0.3	0.9	0.1	1	mA
lіН	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V},$	V _I = 2.5 V	-0.2	-0.5	-1.4	-0.15	-1.5	mA
VIKL	$I_{IN} = -18 \text{ mA}$				-1.5		-1.5	V
VIKH	I _{IN} = 18 mA				V _{CC} +2		V _{CC} +2	V
lcc [‡]	$V_{CC} = 5.5 V,$	Inputs open			4		40	μΑ
∆lcc§	One input at 3.4 V,	Other inputs at V _{CC} or GND			0.9		1	mA
C _i	$V_I = V_{CC}$ or GND			3				pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$.



[‡] Inputs may be set high or low prior to the I_{CC} measurement.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

TYPICAL CHARACTERISTICS

FORWARD CURRENT ٧S **INPUT VOLTAGE** (UPPER CLAMPING DIODE) 60 55 50 I_F – Forward Current – mA 45 40 35 30 25 20 15 10 5 0 6 6.5 5.5 7 7.5 8 8.5 V_I - Input Voltage - V

FORWARD CURRENT vs INPUT VOLTAGE (LOWER CLAMPING DIODE)





Figure 1

Figure 2



SUPPLY CURRENT **INPUT VOLTAGE** 5 4.5 I_{CC} - Supply Current - mA 3.5 3 2.5 2 1.5 1 0.5 0 0.5 1 1.5 2 2.5 3 3.5 4.5 5 5.5 4 V_I - Input Voltage - V

Figure 4



SCAS192 - D3994, MARCH 1992 - REVISED APRIL 1993

APPLICATION INFORMATION

The SN74ACT1071 terminates the output of a driving device and holds the input of the driven device at the logic level of the driver output prior to establishment of the high-impedance state on that output (see Figure 5).




Figure 5. Bus-Hold Application



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated