# 捷多邦,专业PCB打样工厂,24小时加急出**SN74LVC373**OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS295B - JANUARY 1993 - REVISED NOVEMBER 1994

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

## DB, DW, OR PW PACKAGE (TOP VIEW)

OE [	1	U	20	Vcc
1Q [	2		19	] 8Q
1D [	3		18	
2D [	4		17	] 7D
2Q [	5		16	] 7Q
3Q [	6			] 6Q
3D [	7		14	] 6D
4D [	8		13	] 5D
4Q [	9		12	] 5Q
GND [	10		11	LE

### description

This octal transparent D-type latch is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC373 is characterized for operation from -40°C to 85°C.

## FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
0.0	Н	L	L
L	L	Х	Q <sub>0</sub>
Н	Χ	Х	Z






## SN74LVC373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS295B - JANUARY 1993 - REVISED NOVEMBER 1994

### logic symbol†

#### OE ΕN C1 LE 3 2 1D 1D **1Q** 5 4 2D 2Q 7 6 3D **3Q** 8 9 4D **4Q** 13 12 5D 5Q 14 15 6D 6Q 17 16 7D 7Q 18 19 8D 8Q

## logic diagram (positive logic)



To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> –0.5 V to 4.6 \
Input voltage range, V <sub>1</sub> 0.5 V to 4.6 \
Output voltage range, V <sub>O</sub> (see Note 1)
Input clamp current, $I_{IK}$ ( $V_I < 0$ )
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) $\pm 50$ m/s
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) $\pm 50$ m/s
Continuous current through V <sub>CC</sub> or GND ±100 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2): DB package
DW package 1.6 W
PW package 0.7 W
Operating free-air temperature range, T <sub>A</sub>
Storage temperature range –65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 4.6 V maximum.
  - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## **SN74LVC373** OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS295B - JANUARY 1993 - REVISED NOVEMBER 1994

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	V
VIH	High-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIL	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
٧ı	Input voltage	0	Vcc	V
Vo	Output voltage	0	VCC	V
10	High-level output current		-12	mA
ЮН	V <sub>CC</sub> = 3 V		-24	IIIA
lo.	Low-level output current		12	mA
lOL	V <sub>CC</sub> = 3 V		24	IIIA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v <sub>cc</sub> †	$T_A = -40^{\circ}C$ to	UNIT	
PARAMETER	PARAMETER TEST CONDITIONS		MIN TYP		MAX
	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	V <sub>C</sub> C−0.2		
V	10 40.mA	2.7 V	2.2		V
VOH	I <sub>OH</sub> = – 12 mA	3 V	2.4		v
	I <sub>OH</sub> = -24 mA	3 V	2		
	I <sub>OL</sub> = 100 μA	MIN to MAX		0.2	
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	2.7 V		0.4	V
	I <sub>OL</sub> = 24 mA	3 V		0.55	
lį	$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
loz	$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		20	μΑ
∆ICC	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND			500	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	5.5		pF
Co	$V_O = V_{CC}$ or GND	3.3 V	5.8		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high	4		5		ns
t <sub>su</sub>	Setup time, data before LE↓	2		3		ns
t <sub>h</sub>	Hold time, data after LE↓	2		3		ns



## **SN74LVC373** OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS295B – JANUARY 1993 – REVISED NOVEMBER 1994


## switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER FROM TO		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			V <sub>CC</sub> = 2	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
4 .	D	Q	1.5	4.2	8		9	20
<sup>t</sup> pd	LE		1.5	5	9		10	ns
<sup>t</sup> en	ŌĒ	Q	1.5	4	8.5		9.5	ns
<sup>t</sup> dis	ŌĒ	Q	1.5	3.7	7.5		8.5	ns


## operating characteristics, $V_{CC}$ = 3.3 V, $T_A$ = 25°C


PARAMETER		TEST CO	TYP	UNIT		
C . Dower dissipation conseitance		Outputs enabled	C <sub>1</sub> = 50 pF. f = 10 MHz	20	pF	
Cpd	Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	I = IO WITZ	3.5	pΓ

#### PARAMETER MEASUREMENT INFORMATION



TEST	<b>S</b> 1
tPLH/tPHL	Open
tPLZ/tPZL	6 V
tPHZ/tPZH	GND





**VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS** 

**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES** LOW- AND HIGH-LEVEL ENABLING 0 V

3 V

 $\approx 0 \text{ V}$ 

V<sub>OL</sub> + 0.3 V

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated