#### 查询SN74ALVC16245供应商

## 专业PCB打样工厂, 24小时加会和日本ALVC16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS419D - JANUARY 1993 - REVISED AUGUST 1995

DGG OR DL PACKAGE (TOP VIEW)

48 10E

47 1 1A1

46 1A2

45 GND

44 🛛 1A3

43 1A4

42 V<sub>CC</sub>

41 📙 1A5

40 1A6

39 GND

38 **1** 1A7

37 1A8

36 2A1 35 2A2

34 GND

33 2A3

32 2A4

31 VCC

30 2A5

29 2A6

28 GND

27 27 2A7

26 2A8

25 20E

1DIR L

1B1 U 2

1B2 3

GND 4

1B3 5

1B5 8

1B6 9

GND 1 10

1B8 12

2B1 13

2B2 14 **GND** 15

2B3 16

2B4 17

V<sub>CC</sub> [ 18

2B5 🛛 19

2B6 20

GND 21

2B7 22

2B8 🛛 23

24

2DIR

1B7 🛛 11

1B4 6

VccL 7

- EPIC™ (Enhanced-Performance Implanted) **CMOS) Submicron Process**
- Member of the Texas Instruments Widebus<sup>™</sup> Family
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

The SN74ALVC16245 16-bit (dual-octal) noninverting bus transceiver is designed for 2.3-V to 3.6-V V<sub>CC</sub> operation; it is tested at 2.5-V, 2.7-V, and 3.3-V V<sub>CC</sub>.

The SN74ALVC16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data

transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16245 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the WWW.DZSC.COM same printed-circuit-board area.

The SN74ALVC16245 is characterized for operation from -40°C to 85°C.

	18	FUNCTION TABLE (each 8-bit section)						
3	INPUTS		OPERATION					
19	OE	DIR	OPERATION					
	L	L	B data to A bus					
	L	Н	A data to B bus					
	Н	Х	Isolation					

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated.




## logic symbol<sup>†</sup>


48 10E G3 1 1DIR 3 EN1 [BA] 3 EN2 [AB] 25 2<mark>0E</mark> G6 24 2DIR 6 EN4 [BA] 6 EN5 [AB] 2 47 1B1 1A1 ⊽1  $\triangleleft$  $\triangleright$ 2∇ 46 3 1A2 1B2 5 44 1A3 1B3 43 6 1A4 1B4 н 41 8 1B5 1A5 40 9 1A6 1B6 38 11 1A7 1B7 37 12 1A8 1B8 36 13 2A1 ⊽4 2B1  $\triangleleft$ 4 5▽  $\triangleright$ 35 14 2A2 2B2 -33 16 2A3 2B3 32 17 2A4 2B4 4 30 19 2A5 2B5 29 20 2A6 2B6 ↤ 27 22 2B7 2A7 26 23 2A8 2B8

<sup>+</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)







To Seven Other Channels



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, VI: Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	00
Input clamp current, $I_{IK}$ (V <sub>1</sub> < 0)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DC	GG package 0.85 W
DI	_ package 1.2 W
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
V	V <sub>CC</sub> = $2.3$ V to $2.7$ V		1.7		V	
VIH	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V				
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	v	
VIL	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 2.3 V		-12		
IOH	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 2.3 V		12	mA	
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12		
		V <sub>CC</sub> = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate	÷	0	10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS		+	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$			
P/	ARAMETER			VCCI	MIN TYP <sup>‡</sup>	MAX	UNIT	
		I <sub>OH</sub> = –100 μA	Itest conditions       VccT       MIN to MAX       Vcc-0.2         A, $V_{IH} = 1.7 \vee$ $2.3 \vee$ $2.0$ mA $V_{IH} = 1.7 \vee$ $2.3 \vee$ $2.0$ mA $V_{IH} = 2 \vee$ $2.7 \vee$ $2.2$ $V_{IH} = 2 \vee$ $3 \vee$ $2.4$ mA, $V_{IH} = 2 \vee$ $3 \vee$ $2.4$ mA, $V_{IH} = 2 \vee$ $3 \vee$ $2.4$ MIN to MAX $2.3 \vee$ $2.4$ MA $V_{IL} = 0.7 \vee$ $2.3 \vee$ $2.4$ A $V_{IL} = 0.7 \vee$ $2.3 \vee$ $2.4$ A $V_{IL} = 0.7 \vee$ $2.3 \vee$ $2.3 \vee$ A $V_{IL} = 0.7 \vee$ $2.3 \vee$ $2.3 \vee$ A $V_{IL} = 0.8 \vee$ $3.7 \vee$ $2.3 \vee$ A $V_{IL} = 0.8 \vee$ $3.6 \vee$ $-45$ GND $3.6 \vee$ $-45$ $-45$ $\sigma$ GND $3.6 \vee$ $-75$ $-75$ $\sigma$ GND $3.6 \vee$ $0$ $0$ $0$ $\sigma$ GND $0$ $3.6 \vee$ $0$ $0$					
V <sub>ОН</sub>		I <sub>OH</sub> = –6 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	2.0			
M			V <sub>IH</sub> = 1.7 V	2.3 V	1.7		V	
Vон		I <sub>OH</sub> = – 12 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2		v	
					2.4			
		I <sub>OH</sub> = -24 mA,	V <sub>IH</sub> = 2 V	3 V	2			
		l <sub>OL</sub> = 100 μA		MIN to MAX		0.2	V	
		I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.7 V	2.3 V		0.4		
VOL		40.004	V <sub>IL</sub> = 0.7 V	2.3 V		0.7		
		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 V	2.7 V		0.4		
		I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V		0.55		
lj		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V		±5	μΑ	
		V <sub>I</sub> = 0.7 V		0.0.14	45			
		V <sub>I</sub> = 1.7 V		2.3 V	-45			
hold		V <sub>I</sub> = 0.8 V		21/	75		μA	
		V <sub>I</sub> = 2 V		3 V	-75			
Ioz§		V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V		±10	μΑ	
ICC		V <sub>I</sub> = V <sub>CC</sub> or GND,	$I_{O} = 0$	3.6 V		40	μΑ	
∆ICC		$V_{CC} = 3 V$ to 3.6 V, Other inputs at $V_{CC}$ or GND	One input at V <sub>CC</sub> – 0.6 V,			750	μA	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V	4		pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V	9		pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

 $\ddagger$  All typical values are at V<sub>CC</sub> = 3.3 V. \$ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.


# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
	(INFOT)	(001F01)	MIN MAX	MIN MAX	MIN MAX	
<sup>t</sup> pd	A or B	B or A	1 5	4	1 3.6	ns
t <sub>en</sub>	OE	B or A	1 6.8	6	1 5	ns
<sup>t</sup> dis	OE	B or A	1 6	5.2	1 5	ns

# operating characteristics, $T_A$ = 25° C

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			TYP	TYP		
<u> </u>	Dower dissipation consoitance	Outputs enabled	C <sub>I</sub> = 50 pF. f = 10 MHz	22	29	рF
C <sub>pd</sub>	Power dissipation capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \qquad f = 10 \text{ MHz}$	4	5	рг






G. tpLH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms





B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. tPZL and tPZH are the same as ten.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated