查询SN54ACT00供应商

捷多邦,专业PCB打样工厂SN54A0T905SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS523B - AUGUST 1995 - REVISED AUGUST 1999

- Inputs Are TTL-Voltage Compatible
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages


description

The 'ACT00 devices contain four independent 2-input NAND gates. Each gate performs the Boolean function of $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54ACT00 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ACT00 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each gate)								
INPU	JTS	OUTPUT						
А	В	Y						
Н	Н	L						
L	Х	н						
Х	L	н						

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.

(P VIE		
1A [1	U,	4	
1B [13	V _{CC}] 4B
1Y [3		12	4A
2A [4] 4Y
2B 🛛	5	1	10] 3B
2Y [GND [6		9] 3A] 3Y
GND 🛛	7		8] 3Y

SN54ACT00...J OR W PACKAGE SN74ACT00...D. DB. N. OR PW PACKAGE





NC – No internal connection

logic diagram, each gate (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cisa trademark of Texas Instruments Incorporated.



Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS523B - AUGUST 1995 - REVISED AUGUST 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

		SN54ACT00		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	V
IOH	High-level output current		- 24		- 24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	8	0	8	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS523B - AUGUST 1995 - REVISED AUGUST 1999

PARAMETER	TEST CONDITIONS	N N	T _A = 25°C			SN54ACT00		SN74ACT00		LINUT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	I _{OH} = – 50 μA	4.5 V	4.4	4.49		4.4		4.4		
		5.5 V	5.4	5.49		5.4		5.4		
		4.5 V	3.86			3.7		3.76		V
	I _{OH} = – 24 mA	5.5 V	4.86			4.7		4.76		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	101 - 50 114	4.5 V		0.001	0.1		0.1		0.1	
	I _{OL} = 50 μA	5.5 V		0.001	0.1		0.1		0.1	
Ve	1 04 mA	4.5 V			0.36		0.5		0.44	v
VOL	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
l	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			2		40		20	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.6		1.5	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2.6						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	_A = 25°C	;	SN54A	CT00	SN74A	СТ00	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	Y	1.5	5.5	9	1	9.5	1	9.5	20
tPHL	AUD		1.5	4	7	1	8	1	8	ns


operating characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER		TEST CO	ТҮР	UNIT	
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 1 MHz	40	pF



SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS523B - AUGUST 1995 - REVISED AUGUST 1999



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated