## 12－BIT TO 24－BIT MULTIPLEXED D－TYPE LATCH WITH 3－STATE OUTPUTS

－Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
－EPIC ${ }^{\text {T }}$（Enhanced－Performance Implanted CMOS）Submicron Process
－B－Port Outputs Have Equivalent $26-\Omega$ Series Resistors，So No External Resistors Are Required
－ESD Protection Exceeds 2000 V Per MIL－STD－883，Method 3015；Exceeds 200 V Using Machine Model（ $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ ）
－Latch－Up Performance Exceeds 250 mA Per JESD 17
－Bus Hold on Data Inputs Eliminates the Need for External Pullup／Pulldown Resistors
－Package Options Include Thin－Shrink Small－Outline（DGG）and Plastic Shrink Small－Outline（DL）Packages
NOTE：For tape and reel order entry： The DGGR package is abbreviated to GR．

## description

This 12 －bit to 24 －bit multiplexed D－type latch is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V}_{\mathrm{CC}}$ operation．
The SN74ALVCH162260 is used in applications in which two separate data paths must be multiplexed onto，or demultiplexed from，a single data path．Typical applications include multiplexing and／or demultiplexing address and data information in microprocessor or bus－interface applications．This device also is useful in memory－interleaving applications．
Three 12－bit I／O ports（A1－A12，1B1－1B12，and 2B1－2B12）are available for address and／or data transfer．The output－enable（ $\overline{\mathrm{OE} 1 \mathrm{~B}}, \overline{\mathrm{OE} 2 \mathrm{~B}}$ ，and $\overline{\mathrm{OEA}}$ ）inputs control the bus transceiver functions．The $\overline{\mathrm{OE} 1 \mathrm{~B}}$ and $\overline{\mathrm{OE} 2 \mathrm{~B}}$ control signals also allow bank control in the A－to－B direction．

Address and／or data information can be stored using the internal storage latches．The latch－enable（LE1B， LE2B，LEA1B，and LEA2B）inputs are used to control data storage．When the latch－enable input is high，the latch is transparent．When the latch－enable input goes low，the data present at the inputs is latched and remains latched until the latch－enable input is returned high．
The B outputs，which are designed to sink up to 12 mA ，include equivalent $26-\Omega$ resistors to reduce overshoot and undershoot．
To ensure the high－impedance state during power up or power down，$\overline{O E}$ should be tied to $V_{C c}$ through a pullup resistor；the minimum value of the resistor is determined by the current－sinking capability of the driver．

## 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH

## WITH 3-STATE OUTPUTS

SCAS570H - MARCH 1996 - REVISED JUNE 1999

## description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH162260 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
Function Tables
B TO A
( $\overline{\mathrm{OEB}}=\mathrm{H}$ )

| INPUTS |  |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1B | 2B | SEL | LE1B | LE2B | $\overline{\text { OEA }}$ | A |
| H | X | H | H | X | L | H |
| L | X | H | H | X | L | L |
| X | X | H | L | X | L | $A_{0}$ |
| X | H | L | X | H | L | H |
| X | L | L | X | H | L | L |
| X | X | L | X | L | L | $A_{0}$ |
| X | X | X | X | X | H | $Z$ |

A TO B
( $\overline{O E A}=H$ )

| INPUTS |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | LEA1B | LEA2B | $\overline{\text { OE1B }}$ | OE2B | 1B | 2B |
| H | H | H | L | L | H | H |
| L | H | H | L | L | L | L |
| H | H | L | L | L | H | $2 \mathrm{~B}_{0}$ |
| L | H | L | L | L | L | $2 \mathrm{~B}_{0}$ |
| H | L | H | L | L | $1 \mathrm{~B}_{0}$ | H |
| L | L | H | L | L | $1 \mathrm{~B}_{0}$ | L |
| X | L | L | L | L | $1 \mathrm{~B}_{0}$ | $2 \mathrm{~B}_{0}$ |
| X | X | X | H | H | Z | Z |
| X | X | X | L | H | Active | Z |
| X | X | X | H | L | Z | Active |
| X | X | X | L | L | Active | Active |

logic diagram (positive logic)


To 11 Other Channels
SN74ALVCH16226012-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHWITH 3-STATE OUTPUTSSCAS570H - MARCH 1996 - REVISED JUNE 1999
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{1}$ : Except I/O ports (see Note 1) ..... 0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Continuous output current, IO ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DGG package ..... $81^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..... $86^{\circ} \mathrm{C} / \mathrm{W}$
DL package ..... $74^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 1.65 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | mA |
| IOH | High-level output current (A port) | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  | High-level output current (B port) | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -2 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -12 |  |
| ${ }^{\text {IOL}}$ | Low-level output current (A port) | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
|  | Low-level output current (B port) | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | 2 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  |  | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST | NDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ | MIN TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | A port | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{OH}=-6 \mathrm{~mA}$ |  | 2.3 V | 2 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  |  |  |  | 2.7 V | 2.2 |  |  |
|  |  |  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3 V | 2 |  |  |
|  | B port | $\mathrm{I}^{\mathrm{O}} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\text {CC }}-0.2$ |  |  |
|  |  | $\mathrm{OH}=-2 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 2.3 V | 1.9 |  |  |
|  |  | $\mathrm{IOH}=-6 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  |  |  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.7 V | 2 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 3 V | 2 |  |  |
| VOL | A port | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  |  | $\mathrm{IOL}=6 \mathrm{~mA}$ |  | 2.3 V |  | 0.4 |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |
|  |  |  |  | 2.7 V |  | 0.4 |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
|  | B port | $\mathrm{lOL}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 |  |
|  |  | $\mathrm{IOL}=2 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  |  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 2.3 V |  | 0.4 |  |
|  |  | $\mathrm{IOL}=6 \mathrm{~mA}$ |  | 2.3 V |  | 0.55 |  |
|  |  |  |  | 3 V |  | 0.55 |  |
|  |  | $\mathrm{OL}=8 \mathrm{~mA}$ |  | 2.7 V |  | 0.6 |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 3 V |  | 0.8 |  |
| 1 |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ${ }^{1}$ (hold) |  | $\mathrm{V}_{\mathrm{I}}=0.58 \mathrm{~V}$ |  | 1.65 V | 25 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{I}}=1.07 \mathrm{~V}$ |  |  | -25 |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |
|  |  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |
| $\mathrm{l} \mathrm{Iz}^{\text {§ }}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND, | $\mathrm{l}=0$ | 3.6 V |  | 40 | $\mu \mathrm{A}$ |
| ${ }^{\text {I }} \mathrm{CC}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 3 V to 3.6 V |  | 750 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V | 3.5 |  | pF |
| $\mathrm{C}_{\text {io }}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V | 4.5 |  | pF |

[^0]timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | $\dagger$ |  | 150 |  | 150 |  | 150 | MHz |
| ${ }^{\text {w }}$ w | Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high | $\dagger$ |  | 3.3 |  | 3.3 |  | 3.3 |  | ns |
| ${ }_{\text {tsu }}$ | Setup time, data before LE1B, LE2B, LEA1B, or LEA2B, high or low | $\dagger$ |  | 1.4 |  | 1.1 |  | 1.1 |  | ns |
| th | Hold time, data after LE1B, LE2B, LEA1B, or LEA2B, high or low | $\dagger$ |  | 1.6 |  | 1.9 |  | 1.5 |  | ns |

$\dagger$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP | MIN | MAX | MIN MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\dagger$ | 150 |  | 150 | 150 |  | MHz |
| ${ }^{\text {tpd }}$ | A | B | $\dagger$ | 1 | 5.9 | 5.8 | 1.2 | 4.9 | ns |
|  | B | A | $\dagger$ | 1 | 5.7 | 5.1 | 1.2 | 4.3 |  |
|  | LE | A | $\dagger$ | 1 | 5.6 | 5.2 | 1 | 4.4 |  |
|  |  | B | $\dagger$ | 1 | 6.1 | 5.9 | 1 | 5 |  |
|  | SEL | A | $\dagger$ | 1 | 6.9 | 6.6 | 1.1 | 5.6 |  |
| ten | $\overline{\mathrm{OE}}$ | A | $\dagger$ | 1 | 6.7 | 6.4 | 1 | 5.4 | ns |
|  |  | B | $\dagger$ | 1 | 7.2 | 7.1 | 1 | 6 |  |
| ${ }^{\text {d }}$ dis | $\overline{\mathrm{OE}}$ | A | † | 1 | 5.7 | 5 | 1.3 | 4.6 | ns |
|  |  | B | $\dagger$ | 1 | 6.2 | 5.5 | 1.3 | 5.1 |  |

$\dagger$ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | All outputs enabled |  | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | 37 | 41 | pF |
|  |  | All outputs disabled | $\dagger$ |  | 4 | 7 |  |  |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| tPLZ $^{\prime}$ tPZL | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\quad$ PLLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{tr}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t P Z H$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.


[^0]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § For I/O ports, the parameter IOZ includes the input leakage current.

