# OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCBS046C – FEBRUARY 1990 – REVISED JULY 1998

- **State-of-the-Art BiCMOS Design Substantially Reduces Standby Current**
- **3-State Outputs Drive Bus Lines or Buffer-Memory Address Registers**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883 Method 3015**
- **High-Impedance State During Power Up and Power Down**
- **Package Options Include Small-Outline (DW) and Standard Plastic DIPs (N)**

DW OR N PACKAGE
(TOP VIEW)

$1\overline{OE}$	1	20	V$_{CC}$
1A1	2	19	2OE
2Y4	3	18	1Y1
1A2	4	17	2A4
2Y3	5	16	1Y2
1A3	6	15	2A3
2Y2	7	14	1Y3
1A4	8	13	2A2
2Y1	9	12	1Y4
GND	10	11	2A1

description

This octal buffer and line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. With the SN64BCT240 and SN64BCT244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable ($\overline{OE}$) inputs, and complementary OE and $\overline{OE}$ inputs.

The SN64BCT241 is characterized for operation from −40°C to 85°C and 0°C to 70°C.

FUNCTION TABLES

INPUTS		OUTPUT
$1\overline{OE}$	1A	1Y
L	H	H
L	L	L
H	X	Z

INPUTS		OUTPUT
2OE	2A	2Y
H	H	H
H	L	L
L	X	Z

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Copyright © 1998, Texas Instruments Incorporated

TEXAS INSTRUMENTS

# SN64BCT241
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCBS046C – FEBRUARY 1990 – REVISED JULY 1998

logic symbol†

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC} .... -0.5 V to 7 V

Input voltage range, V_I (see Note 1) .... -0.5 V to 7 V

Voltage range applied to any output in the disabled or power-off state, V_O .... -0.5 V to 5.5 V

Voltage range applied to any output in the high state, V_O .... -0.5 V to V_{CC}

Current into any output in the low state, I_O .... 128 mA

Package thermal impedance, θ_{JA} (see Note 2): DW package .... 97°C/W

N package .... 67°C/W

Storage temperature range, T_{stg} .... $-65°C$ to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative voltage rating may be exceeded if the input clamp current rating is observed.

2. The package thermal impedance is calculated in acordane with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			−18	mA
I_{OH}	High-level output current			−15	mA
I_{OL}	Low-level output current			64	mA
T_A	Operating free-air temperature	−40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP[†]	MAX	UNIT
V_{IK}		V_{CC} = 4.5 V,	I_I = −18 mA			−1.2	V
V_{OH}		V_{CC} = 4.5 V	I_{OH} = −3 mA	2.4	3.3		V
			I_{OH} = −15 mA	2	3.1		
		V_{CC} = 4.75 V,	I_{OH} = −3 mA	2.7			
V_{OL}		V_{CC} = 4.5 V,	I_{OH} = 64 mA		0.42	0.55	V
I_{OZH}		V_{CC} = 5.5 V,	V_O = 2.7 V			50	μA
I_{OZL}		V_{CC} = 5.5 V,	V_O = 0.5 V			−50	μA
I_{OZ}	1$\overline{OE}$ at 0.8 V, 2OE at 2 V	V_{CC} = 0 to 2.3 V (power up)	V_O = 2.7 V or 0.5 V,			± 50	μA
		V_{CC} = 1.8 V to 0 (power down)				± 50	
I_I		V_{CC} = 5.5 V,	V_I = 7 V			0.1	mA
I_{IH}		V_{CC} = 5.5 V,	V_I = 2.7 V			20	μA
I_{IL}	1$\overline{OE}$ or 2$\overline{OE}$	V_{CC} = 5.5 V,	V_I = 0.5 V			−1	mA
	Any A input					−1.6	
I_{OS}[‡]		V_{CC} = 5.5 V,	V_O = 0	−100		−225	mA
I_{CCL}		V_{CC} = 5.5 V,	Output open		23	43	mA
I_{CCH}		V_{CC} = 5.5 V,	Output open		53	85	mA
I_{CCZ}		V_{CC} = 5.5 V,	Output open		4	10	mA
C_i		V_{CC} = 5 V,	V_I = 2.5 V or 0.5 V		6		pF
C_o		V_{CC} = 5 V,	V_O = 2.5 V or 0.5 V		11		pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 5 V, C_L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_A = 25°C		V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω, R2 = 500 Ω				UNIT
					T_A = −40°C to 85°C		T_A = 0°C to 70°C		
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	0.5	4.5	0.5	5.2	0.5	4.9	ns
t_{PHL}			1	5.4	1	6.3	1	5.9	
t_{PZH}	1OE or 2$\overline{OE}$	Y	1	7.8	1	9.1	1	8.7	ns
t_{PZL}			1	8.6	1	10	1	9.4	
t_{PHZ}	1OE or 2$\overline{OE}$	Y	1	6.8	1	8.4	1	8.1	ns
t_{PLZ}			1	8.1	1	11	1	9.9	

PARAMETER MEASUREMENT INFORMATION

7 V (t_{PZL}, t_{PLZ}, O.C.)

Open (all others)

S1

R1

From Output Under Test

Test Point

C_L (see Note A)

R2

LOAD CIRCUIT FOR 3-STATE AND OPEN-COLLECTOR OUTPUTS

From Output Under Test

Test Point

C_L (see Note A)

R1

LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS

Timing Input (see Note B) — 3 V, 1.5 V, 0 V

t_{su} — t_h

Data Input (see Note B) — 3 V, 1.5 V, 1.5 V, 0 V

VOLTAGE WAVEFORMS SETUP AND HOLD TIMES

High-Level Pulse (see Note B) — 3 V, 1.5 V, 1.5 V, 0 V

t_w

Low-Level Pulse — 3 V, 1.5 V, 1.5 V, 0 V

VOLTAGE WAVEFORMS PULSE DURATION

Input (see Note B) — 3 V, 1.5 V, 1.5 V, 0 V

t_{PLH} — t_{PHL}

In-Phase Output (see Note D) — V_{OH}, 1.5 V, 1.5 V, V_{OL}

t_{PHL} — t_{PLH}

Out-of-Phase Output (see Note D) — V_{OH}, 1.5 V, 1.5 V, V_{OL}

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES (see Note D)

Output Control (low-level enable) — 3 V, 1.5 V, 1.5 V, 0 V

t_{PZL} — t_{PLZ}

Waveform 1 (see Notes C and D) — 3.5 V, 1.5 V, V_{OL}, 0.3 V

t_{PZH} — t_{PHZ}

Waveform 2 (see Notes C and D) — V_{OH}, 1.5 V, 0.3 V, V_{OH}, 0 V

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.
   B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $t_r = t_f ≤ 2.5$ ns, duty cycle = 50%.
   C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
      Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   D. The outputs are measured one at a time with one transition per measurement.
   E. When measuring propagation delay times of 3-state outputs, switch S1 is open.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.