

- Members of the Texas Instruments **Widebus™ Family**
- State-of-the-Art **EPIC-IIIB™ BiCMOS Design** Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I_{OH} , 64-mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings


description

The 'ABT16952 are 16-bit registered transceivers that contain two sets of D-type flip-flops for temporary storage of data flowing in either direction. The 'ABT16952 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (\overline{OEAB} or \overline{OEBA}) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16952 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT16952 is characterized for operation from -40°C to 85°C .

SN54ABT16952 . . . WD PACKAGE
SN74ABT16952 . . . DGG OR DL PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**SN54ABT16952, SN74ABT16952
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS**

SCBS082C – FEBRUARY 1991 – REVISED JANUARY 1997

FUNCTION TABLE[†]

INPUTS				OUTPUT B
CLKENAB	CLKAB	OEAB	A	
H	X	L	X	B ₀ [‡]
X	L	L	X	B ₀ [‡]
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z


[†] A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

[‡] Level of B before the indicated steady-state input conditions were established

SN54ABT16952, SN74ABT16952
 16-BIT REGISTERED TRANSCEIVERS
 WITH 3-STATE OUTPUTS

SCBS082C – FEBRUARY 1991 – REVISED JANUARY 1997

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54ABT16952, SN74ABT16952
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS082C – FEBRUARY 1991 – REVISED JANUARY 1997

logic diagram (positive logic)



SN54ABT16952, SN74ABT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS082C – FEBRUARY 1991 – REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

		SN54ABT16952		SN74ABT16952		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage			0.8		V
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current			-24		-32 mA
I _{OL}	Low-level output current			48		64 mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		10 ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

SN54ABT16952, SN74ABT16952
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS082C – FEBRUARY 1991 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TA = 25°C			SN54ABT16952		SN74ABT16952		UNIT	
		MIN	TYPT†	MAX	MIN	MAX	MIN	MAX		
VIK	VCC = 4.5 V, I _I = -18 mA			-1.2		-1.2		-1.2	V	
VOH	VCC = 4.5 V, I _{OH} = -3 mA	2.5			2.5		2.5		V	
	VCC = 5 V, I _{OH} = -3 mA	3			3		3			
	VCC = 4.5 V	I _{OH} = -24 mA	2		2					
		I _{OH} = -32 mA	2*				2			
VOL	VCC = 4.5 V	I _{OL} = 48 mA		0.55		0.55			V	
		I _{OL} = 64 mA		0.55*				0.55		
V _{hys}			100						mV	
I _I	Control inputs	VCC = 5.5 V, V _I = VCC or GND		±1		±1		±1	µA	
	A or B ports			±100		±100		±100		
I _{OZH} ‡	VCC = 5.5 V, V _O = 2.7 V			50		50		50	µA	
I _{OZL} ‡	VCC = 5.5 V, V _O = 0.5 V			-50		-50		-50	µA	
I _{off}	VCC = 0, V _I or V _O ≤ 4.5 V			±100				±100	µA	
I _{CEX}	VCC = 5.5 V, V _O = 5.5 V	Outputs high		50		50		50	µA	
I _O §	VCC = 5.5 V, V _O = 2.5 V		-50	-100	-200	-50	-200	-50	-200	mA
I _{CC}	A or B ports	VCC = 5.5 V, Outputs high			2		2		2	mA
		I _O = 0, Outputs low			35		35		35	
		V _I = VCC or GND Outputs disabled			2		2		2	
ΔI _{CC} ¶	VCC = 5.5 V, One input at 3.4 V, Other inputs at VCC or GND				0.5		0.5		0.5	mA
C _i	Control inputs	V _I = 2.5 V or 0.5 V		3						pF
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V		8.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

† All typical values are at VCC = 5 V.

‡ The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54ABT16952, SN74ABT16952
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS082C – FEBRUARY 1991 – REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			$V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$		SN54ABT16952		SN74ABT16952		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency		0	150	0	150	0	150	MHz
t_w^\dagger	Pulse duration, CLKAB or CLKBA high or low		3.3		3.3		3.3		ns
t_{su}	Setup time, before CLKAB↑ or CLKBA↑	A or B	3.5		3.5		3.5		ns
		$\overline{\text{CLKENAB}}$ or $\overline{\text{CLKENBA}}$	3		3		3		
t_h	Hold time, after CLKAB↑ or CLKBA↑	A or B	1		1		1		ns
		$\overline{\text{CLKENAB}}$ or $\overline{\text{CLKENBA}}$	1		1		1		

† This parameter is warranted, but not production tested.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$			SN54ABT16952		SN74ABT16952		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			150			150		150		MHz
t_{PLH}	CLK	A or B	1	2.6	3.9	1	4.4	1	4.3	ns
t_{PHL}			1	2.6	4.2	1	4.6	1	4.5	
t_{PZH}	$\overline{\text{OE}}$	A or B	1	2.5	3.8	1	4.7	1	4.6	ns
t_{PZL}			1	2.8	5.1	1	6.1	1	6	
t_{PHZ}	$\overline{\text{OE}}$	A or B	1.7	3.4	4.7	1.7	6.1	1.7	5.5	ns
t_{PLZ}			1.3	3	3.9	1.3	4.8	1.3	4.2	

SN54ABT16952, SN74ABT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS





SCBS082C – FEBRUARY 1991 – REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PZL} /t _{PZL}	7 V
t _{PHZ} /t _{PZH}	Open

LOAD CIRCUIT



NOTES:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.