查询SN54ABT244供应商

- State-of-the-Art *EPIC*-II*B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW)
 Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ABT240 and 'ABT241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (\overline{OE}) inputs, and complementary OE and \overline{OE} inputs.

The 'ABT244 is organized as two 4-bit buffers/line drivers with separate \overline{OE} inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

多邦,专业PCB打样**SN54AB和244**出新74ABT244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS099E – JANUARY 1991 – REVISED JULY 1994

SN74ABT244 DB, DW, N, OR PW PACKAGE (TOP VIEW)									
	1 2	20 V _{CC} 19 20E							
2Y4 1A2 2Y3	3	18] 1Y1 17] 2A4							
2Y3 [5	16 1Y2							

SN54ABT244 ... J PACKAGE

2Y3 [5		[] 1Y2
1A3 [6	15] 2A3
2Y2 [7	14] 1Y3
1A4 [8	13] 2A2
2Y1 [9	12] 1Y4
GND [10	11] 2A1

SN54ABT244 ... FK PACKAGE (TOP VIEW)

	2Υ4	1A1 1 <u>OE</u>		2 C L	
1A2 2Y3 1A3 2Y2 1A4	3 4 5 6 7 8 9	2 1 10 11		18 17 16 15 14	1Y1 2A4 1Y2 2A3 1Y3
	2Y1	GND 2A1	174	747	

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT244 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT244 is characterized for operation from – 40°C to 85°C.


FUNCTION TABLE (each buffer)							
INP	INPUTS OUTPUT						
OE	А	Y					
L	Н	Н					
L	L	L					
Н	Х	Z					

EPICIB is a trademark of Texas Instruments Incorporated.




SN54ABT244, SN74ABT244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS099E – JANUARY 1991 – REVISED JULY 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage applied to any output in the high state or power-off state,	–0.5 V to 7 V
Current into any output in the low state, I _O : SN54ABT244	
SN74ABT244	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I_{OK} (V _O < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)): DB package 0.6 W
	DW package 1.6 W
	N package 1.3 W
	PW package 0.7 W
Storage temperature range	−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



SN54ABT244, SN74ABT244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS099E - JANUARY 1991 - REVISED JULY 1994

recommended operating conditions (see Note 3)

		SN54A	BT244	SN74ABT244		UNIT
		MIN	MAX	MIN	MAX	
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-32	mA
IOL	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			т	A = 25°C	;	SN54ABT244		SN74ABT244		UNIT
PARAMETER				MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA	lj = -18 mA			-1.2		-1.2		-1.2	V
	V _{CC} = 4.5 V,	I _{OH} = – 3 mA		2.5			2.5		2.5		
Maria	V _{CC} = 5 V,	I _{OH} = - 3 mA		3			3		3		V
VOH		I _{OH} = – 24 m.	A	2			2				V
	V _{CC} = 4.5 V	I _{OH} = - 32 m.	A	2*					2		
		I _{OL} = 48 mA				0.55		0.55			M
VOL	V _{CC} = 4.5 V	I _{OL} = 64 mA				0.55*				0.55	V
lj –	V _{CC} = 5.5 V,	$V_{I} = V_{CC} \text{ or } C$	$V_{I} = V_{CC}$ or GND			±1		±1		±1	μA
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V				10‡		10‡		10‡	μA
IOZL	V _{CC} = 5.5 V,	V _O = 0.5 V				-10‡		-10‡		-10‡	μA
l _{off}	V _{CC} = 0,	$V_{\rm I}$ or $V_{\rm O} \le 4.5$ V				±100				±100	μA
ICEX	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50		50		50	μA
۱ ₀ §	V _{CC} = 5.5 V,	V _O = 2.5 V	•	-50	-100	-180	-50	-180	-50	-180	mA
			Outputs high		1	250		250		250	μA
ICC	$V_{CC} = 5.5 V,$ $V_{I} = V_{CC} \text{ or GND}$	$I_{O} = 0,$	Outputs low		24	30		30		30	mA
	VI = VCC OI GIND		Outputs disabled		0.5	250		250		250	μA
	V _{CC} = 5.5 V,		Outputs enabled			1.5		1.5		1.5	
One input at 3.4 V	One input at 3.4 V,	t 3.4 V, Data inputs	Outputs disabled			0.05		0.05		0.05	mA
-00	Other inputs at V _{CC} or GND	Control inputs				1.5		1.5		1.5	
Ci	$V_{\rm I} = 2.5 \text{ V or } 0.5 \text{ V}$	1			3						pF
Co	V _O = 2.5 V or 0.5 V				8						pF

* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.





SN54ABT244, SN74ABT244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS099E – JANUARY 1991 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER FRO	FROM	TO	V ₍	CC = 5 V A = 25°C	, ;	SN54A	BT244	SN74A	BT244	UNIT	
	(INPOT)) (OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	A	v	1	2.6	4.1	1	5.3	1	4.6	20	
^t PHL		A	T	1	2.9	4.2	1	5	1	4.6	ns
^t PZH	ŌĒ	V	1.1	3.1	4.6	0.8	5.7	1.1	5.1	20	
^t PZL		ř	2.1	4.1	5.6	1.2	7.9	2.1	6.1	ns	
^t PHZ	ŌĒ		v	2.1	4.1	5.6	1.2	7.6	2.1	6.6	200
^t PLZ			1.7	3.7	5.2	1	7.9	1.7	5.7	ns	







B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated