捷多邦,专业PCBP**SN54AB75402**急**SN**74ABT5402 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS100B - JANUARY 1992 - REVISED JULY 1994

- Output Ports Have 25-Ω Series Resistors,
 So No External Resistors Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- Typical V_{OLV} (Output Undershoot)
 < 0.5 V at V_{CC} = 5 V, T_A = 25°C
- Package Options Include Plastic
 Small-Outline (DW) Packages, Ceramic
 Chip Carriers (FK) and DIPs (JT)

description

These 12-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all 12 outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include 25- Ω series resistors to reduce overshoot and undershoot.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT5402 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT5402 is characterized for operation from -40°C to 85°C.

SN54ABT5402 . . . JT PACKAGE SN74ABT5402 . . . DW PACKAGE (TOP VIEW)



SN54ABT5402 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE

4 10	INPUTS	5///	OUTPUT
OE1	OE2	D	Y
0.00	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z

FPCIB is a trademark of Texas Instruments Incorporated.


SN54ABT5402, SN74ABT5402 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS100B - JANUARY 1992 - REVISED JULY 1994

logic symbol†

14 OE1 ΕN 15 OE2 28 1 D1 ∇ **Y1** 27 2 D2 **Y2** 3 26 D3 Υ3 25 4 D4 **Y4** 5 24 **Y5** D5 23 6 **Y6** D6 22 8 D7 **Y7** 20 9 D8 **Y8** 19 10 D9 18 11 D10 Y10 17 12 Y11 16 13 D12 Y12

logic diagram (positive logic)



Pin numbers shown are for the DW and JT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O	0.5 V to 5.5 V
Current into any output in the low state, IO	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DW package	1.2 W
Storage temperature range	. −65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

SCBS100B - JANUARY 1992 - REVISED JULY 1994

recommended operating conditions (see Note 3)

			SN54AE	3T5402	SN74AE	3T5402	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	V _{IH} High-level input voltage				2		V
V _{IL}	V _{IL} Low-level input voltage					0.8	V
VI	V _I Input voltage			Vcc	0	Vcc	V
IOH	IOH High-level output current			-12		-12	mA
IOL	Low-level output current		70	12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	N.	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		T _A = 25°C			SN54ABT5402		SN74ABT5402				
PARAMETER		TEST CONDITIONS			TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = -18 mA				-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$		3.35	3.7		3.3		3.35			
Vou	V _{CC} = 5 V,	I _{OH} = -1 mA		3.85	4.2		3.8		3.85		V	
VOH	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$					3		3.1		V	
	VCC = 4.5 V	$I_{OH} = -12 \text{ mA}$		2.6					2.6			
VOL	V _{CC} = 4.5 V	$I_{OL} = 8 \text{ mA}$						8.0		0.65	V	
VOL	VCC = 4.5 V	$I_{OL} = 12 \text{ mA}$								8.0	V	
IĮ	$V_{CC} = 5.5 \text{ V},$	V _I = V _{CC} or GND				±1		±1		±1	μΑ	
lozh	$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V				50		50		50	μΑ	
lozL	$V_{CC} = 5.5 \text{ V},$	$V_{O} = 0.5 \text{ V}$				-50		-50		-50	μΑ	
l _{off}	$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$				±100	4	27		±100	μΑ	
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 \text{ V}$	Outputs high			50	5	50		50	μΑ	
IO	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$		-25	-45	-100	-25	-100	-25	-100	mA	
los‡	$V_{CC} = 5.5 \text{ V},$	VO = 0		-50		-200	50	-200	-50	-200	mA	
	.,		Outputs high		5	50	Q	50		50	μΑ	
ICC	$V_{CC} = 5.5 V$, $V_{I} = V_{CC} \text{ or GN}$	$C = 5.5 \text{ V}, I_O = 0,$	Outputs low		36	45		45		45	mA	
	11-100 31 31		Outputs disabled		1	50		50		50	μΑ	
	V _{CC} = 5.5 V,		1	Outputs enabled			1.5		1.5		1.5	
ΔICC [§] 3.4 \ input	One input at 3.4 V, Other	Data inputs	Outputs disabled			0.05		0.05		0.05	mA	
	inputs at VCC or GND Control inputs				1.5		1.5		1.5			
Ci	$V_{I} = 2.5 \text{ V or } 0.5$	2.5 V or 0.5 V			3						pF	
Co	V _O = 2.5 V or 0.5 V				8						pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$.



[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $[\]S$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABT5402, SN74ABT5402 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS


SCBS100B - JANUARY 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V ₍	CC = 5 V \(= 25°C	', ;	SN54AI	BT5402	SN74AE	3T5402	UNIT	
	(INPUT)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH	D	D Y	V	2	4.5	5.7	2	6.7	2	6.5	
tpHL			'	1.5	3.7	4.5	1.5	5.5	1.5	5.2	ns
^t PZH	ŌĒ	V	2.5	5.7	6.6	2.5	8.6	2.5	8.5	20	
tpzL		T .	2	4.4	5.5	2	6.9	2	6.8	ns	
^t PHZ	ŌĒ	OE V	1.5	3.6	4.4	1.5	5.5	1.5	5.2	ne	
tPLZ		1	1.5	4.2	5.4	1.5	7.4	1.5	6.9	ns	

SCBS100B - JANUARY 1992 - REVISED JULY 1994

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2.5 \ ns$, $t_f \leq 2.5 \ ns$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated