查询SN54LVTH16652供应商

捷多邦,专业SN54栏VTH16652加SN74LVTH16652 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS150K - JULY 1994 - REVISED APRIL 1999

SN54LVTH16652 . . . WD PACKAGE Members of the Texas Instruments SN74LVTH16652 . . . DGG OR DL PACKAGE Widebus[™] Family (TOP VIEW) State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V 10EAB 56 10EBA **Operation and Low Static-Power** 1CLKAB 55 1 1CLKBA 2 Dissipation 1SAB 54 1 1SBA 3 Support Mixed-Mode Signal Operation GND [53 🛛 GND 4 (5-V Input and Output Voltages With 1A1 5 52 🛛 1B1 3.3-V V_{CC}) 1A2 🛛 6 **1**B2 51 Support Unregulated Battery Operation V_{CC} 7 50 VCC Down to 2.7 V 1A3 🛛 8 49 **I** 1B3 1A4 🛛 9 48 🛛 1B4 Typical V_{OLP} (Output Ground Bounce) 1A5 🛛 **1** 1B5 10 47 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C GND 46 [] GND 11 Ioff and Power-Up 3-State Support Hot 1A6 45 1B6 12 Insertion 1A7 13 44 1B7 Bus Hold on Data Inputs Eliminates the 1A8 43 1 1B8 14 **Need for External Pullup/Pulldown** 2A1 42 2B1 15 Resistors 2A2 [**1** 2B2 16 41 Distributed V_{CC} and GND Pin Configuration 2A3 🛛 17 40 2B3 Minimizes High-Speed Switching Noise GND GND 18 39 • Flow-Through Architecture Optimizes PCB 2A4 🛛 19 38 **1** 2B4 Layout 1 2B5 2A5 🛛 20 37 2A6 II 2B6 Latch-Up Performance Exceeds 500 mA Per 21 36 **JESD 17** V_{CC} 22 35 Vcc 2A7 23 2B7 34 ESD Protection Exceeds 2000 V Per 2A8 24 2B8 33 MIL-STD-883, Method 3015; Exceeds 200 V GND 25 32 GND Using Machine Model (C = 200 pF, R = 0) 2SAB 26 31 2SBA Package Options Include Plastic Shrink 2CLKAB 30 2CLKBA 27 Small-Outline (DL) and Thin Shrink 29 20EBA 20EAB 28 Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package

description

The 'LVTH16652 devices are 16-bit bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Output-enable (OEAB and \overline{OEBA}) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH16652 devices.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus is a trademark of Texas Instruments Incorporated.

Using 25-mil Center-to-Center Spacings



SCBS150K – JULY 1994 – REVISED APRIL 1999

description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16652 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH16652 is characterized for operation from -40° C to 85° C.

	INPUTS					DATA	a I/o†	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
Х	Н	Ŷ	H or L	Х	Х	Input	Unspecified [‡]	Store A, hold B
н	Н	\uparrow	\uparrow	х‡	Х	Input	Output	Store A in both registers
L	Х	H or L	\uparrow	Х	Х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	Х	X‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	н	H or L	Х	н	Х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

FUNCTION TABLE


[†] The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



SCBS150K - JULY 1994 - REVISED APRIL 1999








SCBS150K – JULY 1994 – REVISED APRIL 1999


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS150K - JULY 1994 - REVISED APRIL 1999



To Seven Other Channels



SCBS150K – JULY 1994 – REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 V Input voltage range, V _I (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high-impedance
or power-off state, V _O (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_{CC} + 0.5 V
Current into any output in the low state, I _O : SN54LVTH16652
SN74LVTH16652 128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH16652
SN74LVTH16652 64 mA
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0)
Package thermal impedance, θ _{JA} (see Note 3): DGG package
DL package
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTI	116652	SN74LVT	UNIT		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	W	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		4	5.5		5.5	V
ЮН	High-level output current		1	-24		-32	mA
IOL	Low-level output current		UC C	48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS150K - JULY 1994 - REVISED APRIL 1999

DAI		TERTO	SN5	4LVTH1	6652	SN74				
PAI	RAMETER	TEST C	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 2.7 V,	l _l = –18 mA			-1.2			-1.2	V
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} –0	.2	V _{CC} -0.2				
1/2		V _{CC} = 2.7 V,	I _{OH} = –8 mA	2.4	2.4					v
VOH		1/00 - 21/	I _{OH} = -24 mA	2						V
		V _{CC} = 3 V	I _{OH} = -32 mA				2			
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2	
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5	
VOL			I _{OL} = 16 mA			0.4			0.4	
VOL		V _{CC} = 3 V	I _{OL} = 32 mA		0.5			0.5		
		VCC = 3 V	I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA						0.55	
	Control inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10	
	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$		N.	±1			±1	
lj	A or B ports‡	V _{CC} = 3.6 V	V _I = 5.5 V		20 20			20 1		
			$V_{I} = V_{CC}$							
			V _I = 0		5	-5				
l _{off}	_	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$	00) [*]				±100	μA
		V _{CC} = 3 V	V _I = 0.8 V	75			75			
ll(hold)	A or B ports		V _I = 2 V	-75			-75			μA
		V _{CC} = 3.6 V§,	V _I = 0 to 3.6 V						±500	
IOZPU		$\frac{V_{CC}}{OE/OE} = 0 \text{ to } 1.5 \text{ V}, \text{ V}_{O} = 0.5 \text{ V to } 3 \text{ V},$				±100*			±100	μA
IOZPD		$\frac{V_{CC}}{OE/OE} = 1.5 \text{ V to } 0, \text{ V}_{O} = 0.5 \text{ V to } 3 \text{ V},$				±100*			±100	μA
ICC		V _{CC} = 3.6 V,	Outputs high			0.19			0.19	
		$I_{O} = 0,$	Outputs low		5 0.19		5 0.19			mA
		$V_I = V_{CC}$ or GND	Outputs disabled							
ΔICC¶		V_{CC} = 3 V to 3.6 V, On Other inputs at V _{CC} or			0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF
C _{io}		V _O = 3 V or 0		10			10		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ Unused pins at V_{CC} or GND

\$ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

I This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS150K - JULY 1994 - REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

					TH16652						
				V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		= 3.3 3 V	V _{CC} = 2.7 V		UNIT
				MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			150		150		150		150	MHz
tw	Pulse duration, CLK high or low	_	3.3		3.3		3.3		3.3		ns
+	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high	1.2	5	1.5		1.2		1.5		ns
t _{su}		Data low	2	84.X	2.8		2		2.8		115
* .	Hold time,	Data high	0.5	.6.	0		0.5		0		00
th	A or B after CLKAB [↑] or CLKBA [↑]	Data low	0.5		0.5		0.5		0.5		ns


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

		TO (OUTPUT)	5	SN54LV	TH16652								
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V V		V _{CC} =	V _{CC} = 2.7 V		CC = 3.3 ± 0.3 V	V	V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX		
f _{max}			150		150		150			150		MHz	
^t PLH	CLK	B or A	1.3	4.5		5	1.3	2.7	4.2		4.7	ns	
^t PHL	OLK	BUIA	1.3	4.5		5	1.3	2.8	4.2		4.7	115	
^t PLH	A or B	B or A	1	3.6		4.1	1	2.4	3.4		3.9	ns	
^t PHL		BUIA	1	3.6	EW	4.1	1	2.1	3.4		3.9	115	
^t PLH	SAB or SBA	B or A	1	4.7	EN	5.6	1	2.7	4.5		5.4	ns	
^t PHL	SAD UI SDA	BUIA	1	4.7	40	5.6	1	3	4.5		5.4		
^t PZH	0554	А	1	4.5	b.	5.4	1	2.4	4.3		5.2	ns	
^t PZL	OEBA	~	1	4.5		5.4	1	2.3	4.3		5.2	115	
^t PHZ	0554	А	2	\$5.8		6.3	2	3.9	5.6		6.1	ns	
^t PLZ	OEBA	OEBA	~	2	5.6		6.3	2	3.4	5.4		6.1	115
^t PZH	0540	В	1.3	4.4		5.1	1.3	2.7	4.2		4.9	ns	
^t PZL	OEAB	D	1.3	4.4		5.1	1.3	2.6	4.2		4.9	115	
^t PHZ	0540	В	1.6	5.8		6.5	1.3	3.5	5.5		6.2	ns	
^t PLZ	OEAB		1.6	5.8		6.5	1.3	3.2	5.5		6.2	115	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.



SCBS150K - JULY 1994 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated