#### 查询SN54ABT377 供应商

## 捷多邦, 专业PCB打样SN54AB雨37急世SN74ABT377 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN54ABT377 ... J PACKAGE

SN74ABT377 ... DB, DW, OR N PACKAGE

SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art *EPIC-*II*B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}C$
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

#### description

The 'ABT377 are 8-bit positive-edge-triggered D-type flip-flops with a clock (CLK) input. They are particularly suitable for implementing buffer and storage registers, shift registers, and pattern generators.

Data (D) input information that meets the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the common clock-enable (CLKEN) input is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the buffered clock (CLK) input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at CLKEN.

(	TOP VIE	EW)	
CLKEN [ 1Q [		20 19	] V <sub>CC</sub> ] 8Q
1D [ 2D [		19 18 17	8D   7D
2Q [ 3Q [	5	16 15	] 7Q ] 6Q
3D [ 4D [	7	14	] 6D ] 5D
4Q [	8 9	13 12	] 5Q
GND [	10	11	] CLK

#### SN54ABT377 ... FK PACKAGE (TOP VIEW)

				~	KEN	^ CCC	~			
				5	5	>0	80			
	(									
2D 2Q 3Q 3D 4D	þ	4	3	2	1	20	19 1	8[	8D 7D 7Q 6Q 6D	
2Q	þ	5					1	70	7D	
3Q	þ	6					1	6[]	7Q	
3D	þ	7					1	5[	6Q	
4D	þ	8	~	40		40	1	4	6D	
			9			12	13			
			4Q	GND	CLK	5Q	5D	07		
				J						

The SN74ABT377 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT377 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT377 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE
(each flip-flop)

	FUNCTION TABLE (each flip-flop)										
	-	OUTPUT									
	CLKEN	CLK	D	Q							
5	н	Х	Х	Q <sub>0</sub>							
g	C-2-0	$\uparrow$	Н	Н							
	L	$\uparrow$	L	L							
	Х	H or L	Х	Q <sub>0</sub>							


EPICIIB is a trademark of Texas Instruments Incorporated.



## SN54ABT377, SN74ABT377 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE


SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



**To Seven Other Channels** 



## SN54ABT377, SN74ABT377 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$
Current into any output in the low state, I <sub>O</sub> : SN54ABT377
SN74ABT377 128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)
Output clamp current, $I_{OK}$ ( $V_O < 0$ )
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DB package
DW package
N package
Storage temperature range

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 3)

		SN54A	BT377	SN74A	BT377	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



### SN54ABT377, SN74ABT377 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54A	BT377	SN74A	BT377	UNIT
PARAMETER		TEST CONDITIONS				MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = -18 mA				-1.2		-1.2		-1.2	V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		
Vou	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA		3			3		3		V
VOH		$I_{OH} = -24 \text{ mA}$		2			2				v
	V <sub>CC</sub> = 4.5 V	$I_{OH} = -32 \text{ mA}$		2*					2		
Max		I <sub>OL</sub> = 48 mA				0.55		0.55			
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA				0.55*				0.55	
Ц	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND				±1		±1		±1	μA
l <sub>off</sub>	$V_{CC} = 0,$	VI or VO $\leq$ 4.5 V	_			±100				±100	μΑ
ICEX	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
IO‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
1	V <sub>CC</sub> = 5.5 V,	$I_{O} = 0,$	Outputs high		1	250		250		250	μA
lcc	$V_{I} = V_{CC}$ or GI		Outputs low		24	30		30		30	mA
∆I <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, Other inputs at	One input at 3.4 V, V <sub>CC</sub> or GND				1.5		1.5		1.5	mA
Ci	V <sub>I</sub> = 2.5 V or 0.	5 V			3						pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> =	= 5 V, 25°C	SN54A	BT377	SN74A	BT377	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	150	0	150	0	150	MHz	
tw	Pulse duration	CLK high or low	3.3		3.3		3.3		ns	
		Data high or low	2		2.5		2			
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	CLKEN high or low	3		3		3		ns	
tь Hold time after CLK↑	Hold time offer CLK $^{\uparrow}$	Data high or low	1.8 <sup>¶</sup>		1.8 <sup>¶</sup>		1.8 <sup>¶</sup>			
th		CLKEN high or low	1.8¶		1.8¶		1.8¶		ns	

¶ This data sheet limit may vary among suppliers.


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V T	CC = 5 V A = 25°C	, ,	SN54A	BT377	SN74A	BT377	UNIT	
		(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
fmax			150			150		150		MHz	
<sup>t</sup> PLH	CLK		Q	2.2	4.5	6	2.2	7	2.2	6.5	ns
<sup>t</sup> PHL		Q	3.1	5.3	6.8	2	7.6	3.1	7.3	115	



## SN54ABT377, SN74ABT377 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SCBS156B - FEBRUARY 1991 - REVISED JULY 1994



B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, 2<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated