SCBS159D - JANUARY 1991 - REVISED MAY 1997

- State-of-the-Art EPIC-IIB™ BiCMOS Design
   Significantly Reduces Power Dissipation
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs


### description

These 10-bit buffers or bus drivers provide a high-performance bus interface for wide data paths or buses carrying parity.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all ten outputs are in the high-impedance state. The 'ABT827 provide true data at the outputs.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT827 . . . JT PACKAGE SN74ABT827 . . . DB, DW, NT, OR PW PACKAGE (TOP VIEW)



### SN54ABT827 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54ABT827 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT827 is characterized for operation from –40°C to 85°C.

### **FUNCTION TABLE**

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
0.0	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






SCBS159D - JANUARY 1991 - REVISED MAY 1997

### logic symbol†

#### 1 OE1 ΕN 13 OE2 23 **Y1 A1** 3 22 A2 **Y2** 4 21 **Y3 A3** 5 20 Α4 **Y4** 6 19 **Y5 A5** 7 18 A6 **Y6** 8 17 **Y7** Α7 9 16 **Y8 A8** 10 15 **A9 Y9** 11 14 A10 Y10

### logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, and PW packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high of	r power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, Io: SN54	4ABT827	96 mA
SN74	4ABT827	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )		
Package thermal impedance, θ <sub>JA</sub> (see Note 2): [		
-	DW package	
	NT package	
	PW package	
Storage temperature range, T <sub>stg</sub>		

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

# SN54ABT827, SN74ABT827 10-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS159D - JANUARY 1991 - REVISED MAY 1997

### recommended operating conditions (see Note 3)

		SN54ABT827		SN74ABT827		UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-32	mA
loL	Low-level output current		48		64	mA
Δt/Δν	Input transition rise or fall rate		5		5	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

### SN54ABT827, SN74ABT827 10-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS159D - JANUARY 1991 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT827		SN74ABT827		UNIT
PARAMETER			MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNII
VIK	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		
Vari	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		V
VOH	V 45V	I <sub>OH</sub> = -24 mA	2			2				V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
Voi	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V
VOL	VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	
V <sub>hys</sub>				100						mV
lį	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ
lozpu <sup>‡</sup>	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$ V	to 2.7 V, OE = X			±50		±10		±50	μΑ
$I_{OZPD}^{\ddagger}$ $V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V t}$		to 2.7 V, OE = X			±50		±10		±50	μΑ
lozh	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, V_O = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10§		10		10§	μΑ
lozL	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, V_{O} = 0.5 \text{ V}$	5 V, <del>OE</del> ≥ 2 V			-10§		-10		-10§	μΑ
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
IO¶	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-140	-225§	-50	-225§	-50	-225§	mA
		Outputs high		80	250		250		250	μΑ
Icc	$V_{CC} = 5.5 \text{ V, I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low		35	40\$		40§		40§	mA
IOZPU <sup>‡</sup> IOZH IOZH IOZL Ioff ICEX IO¶	1 V = V C C O O O O O	Outputs disabled		80	250		250		250	μΑ
	V <sub>CC</sub> = 5.5 V,	Outputs enabled			1.5		1.5		1.5	mA
Δlcc#	One input at 3.4 V,	Outputs disabled			50		50		50	μΑ
	Other inputs at V <sub>CC</sub> or GND	Control inputs			1.5		1.5		1.5	mA
Ci	V <sub>I</sub> = 2.5 V or 0.5 V			4						pF
Co	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$			8						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT827		SN74ABT827		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	А	Y	1.1	2.6	4.4	1.1	4.9	1.1	4.8	ns
<sup>t</sup> PHL			1.1	2.3	4.1	1.1	4.8	1.1	4.7	
<sup>t</sup> PZH	ŌĒ	Y	1§	3.2	5.1	1	6	1§	5.9	ns
t <sub>PZL</sub>			1§	3.3	5.9	1	7.1	1§	6.9	
<sup>t</sup> PHZ	ŌĒ	Y	2	4.9	6.3	2	7	2	6.8	20
t <sub>PLZ</sub>			1.3§	4.2	6.6	1.3	7.9	1.3§	6.9	ns

<sup>§</sup> This data sheet limit may vary among suppliers.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> This parameter is characterized, but not production tested.


<sup>§</sup> This data sheet limit may vary among suppliers.

<sup>¶</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS159D – JANUARY 1991 – REVISED MAY 1997

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated