

SCBS193A - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BiCMOS Design
 Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs


description

These 10-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54ABT821 . . . JT PACKAGE SN74ABT821 . . . DB, DW, OR NT PACKAGE (TOP VIEW)



SN54ABT821 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT821 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT821 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT821 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT	
OE	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	Χ	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.



SN54ABT821, SN74ABT821 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS193A - FEBRUARY 1991 - REVISED JULY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O	−0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT821	96 mA
SN74ABT821	
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
NT package	1.3 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

		SN54ABT821		SN74ABT821		UNIT
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2	'E	2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	Vcc	0	VCC	V
loh	High-level output current	4	-24		-32	mA
loL	Low-level output current	37	48		64	mA
Δt/Δν	Input transition rise or fall rate	20%	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

SN54ABT821, SN74ABT821 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS193A - FEBRUARY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T _A = 25°C			SN54A	BT821	SN74ABT821		LINUT	
PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$		2.5			2.5		2.5			
Vari	V _{CC} = 5 V,	IOH = -3 m/s	4	3			3		3		V
VOH	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ m}$	nA	2			2				V
	VCC = 4.5 V	$I_{OH} = -32 \text{ m}$	nA	2*					2		
Vai	V _{CC} = 4.5 V	I _{OL} = 48 mA				0.55		0.55			V
VOL	VCC = 4.5 V	I _{OL} = 64 mA			0.55			2		0.55	v
lį	$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or	GND			±1		±1		±1	μΑ
lozpu	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ to } 3$	$2.7 \text{ V}, \overline{\text{OE}} = X$			±50	4	±50		±50	μΑ
lozpd	$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ to } 3$	$2.7 \text{ V}, \overline{\text{OE}} = X$			±50	5	±50		±50	μΑ
lozh	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_0 = 2.7 V$	<u>OE</u> ≥ 2 V			10	30	10		10	μΑ
lozL	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	V _O = 0.5 V,	<u>OE</u> ≥ 2 V			-10	20	-10		-10	μΑ
l _{off}	$V_{CC} = 0$,	V_I or $V_O \le 4$.5 V			±100	Q.			±100	μΑ
ICEX	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50		50		50	μΑ
1 _O ‡	V _{CC} = 5.5 V,	V _O = 2.5 V		-50	-140	-180	-50	-180	-50	-180	mA
			Outputs high		1	250		250		250	μΑ
ICEX	$V_{CC} = 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$	• Combins low	Outputs low		24	38		38		38	mA
	1 1 - 1 CC 01 Q14D		Outputs disabled		0.5	250		250		250	μΑ
Δl _{CC} §	$V_{CC} = 5.5 \text{ V},$ Other inputs at V_{CC} or	One input at GND	3.4 V,			1.5		1.5		1.5	mA
Ci	V _I = 2.5 V or 0.5 V	= 2.5 V or 0.5 V			4						pF
Co	V _O = 2.5 V or 0.5 V				7						pF

^{*} On products compliant to MIL-STD-883, Class B, this parameter does not apply.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} :	= 5 V, 25°C	SN54ABT821		SN74ABT821		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	125	0	125	0	125	MHz
	Pulse duration, CLK high or low High Low	High	2.9		2.9	•	2.9		20
t _W		3.8		3.8		3.8		ns	
t _{su}	etup time, data before CLK↑		2.1		2.1		2.1		ns
t _h	Hold time, data after CLK↑		1.3		1.3		1.3		ns



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54ABT821, SN74ABT821 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS193A - FEBRUARY 1991 - REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	/, ;	SN54A	BT821	SN74A	BT821	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			125			125	,s	125		MHz
^t PLH	CLK	Q	1.6†	4.1	5.6	1.6†	6.9	1.6†	6.2	ns
^t PHL		γ	2.1†	4.6	6.2	2.1†	6.9	2.1†	6.7	115
^t PZH	ŌĒ	Q	1	3	4.5	1/-	6	1	5.3	ns
t _{PZL}		y	2.2	4.1	5.6	2.2	6.5	2.2	6.3	115
^t PHZ	ŌĒ	Q	2.7	4.7	6.2	2.7	7	2.7	6.7	200
t _{PLZ}	OE .	ά	1.7†	4.6	6.1	Q1.7†	7	1.7†	6.5	ns

[†] This data sheet limit may vary among suppliers.

SCBS193A - FEBRUARY 1991 - REVISED JULY 1994

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2.5 \text{ ns.}$ $t_f \leq 2.5 \text{ ns.}$
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated