- State-of-the-Art EPIC-IIB™ BiCMOS Design
 Significantly Reduces Power Dissipation
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB) Packages, and Thin Shrink Small-Outline (PW), Ceramic Chip Carriers (FK), Plastic (NT), and Ceramic (JT) DIPs

description


The 'ABT863 devices are 9-bit transceivers designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

These devices allow noninverted data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs.


The outputs are in the high-impedance state during power up and power down. The outputs remain in the high-impedance state while the device is powered down.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT863...JT PACKAGE SN74ABT863...DB, DW, NT, OR PW PACKAGE (TOP VIEW)



SN54ABT863 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54ABT863 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT863 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


FPICIB is a trademark of Texas Instruments Incorporated.



FUNCTION TABLE


| | INP | OPERATION | | |
|-------|-------|-----------|-------|---------------|
| OEAB1 | OEAB2 | OEBA1 | OEBA2 | OPERATION |
| L | L | L | L | Latch A and B |
| L | L | Н | Х | A to B |
| L | L | Χ | Н | Alob |
| Н | Χ | L | L | B to A |
| Х | Н | L | L | BIOA |
| Н | Χ | Н | Χ | |
| Н | Χ | Χ | Н | Isolation |
| Х | Н | Χ | Н | 1501411011 |
| Х | Н | Н | Χ | |

logic symbol†





logic diagram (positive logic)



To Eight Other Channels

Pin numbers shown are for the DB, DW, JT, NT, and PW packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | | 0.5 V to 7 V |
|---|------------------------|----------------|
| Input voltage range, V _I (except I/O ports) (see N | Note 1) | 0.5 V to 7 V |
| Voltage range applied to any output in the high | or power-off state, VO | |
| Current into any output in the low state, IO: SN | 54ABT863 | 96 mA |
| | | 128 mA |
| Input clamp current, I_{IK} ($V_I < 0$) | | |
| Output clamp current, I_{OK} ($V_O < 0$) | | |
| Package thermal impedance, θ_{JA} (see Note 2): | | |
| , 3 , 1, 1 | - | 81°C/W |
| | NT package | 67°C/W |
| | PW package | 120°C/W |
| Storage temperature range, T _{stg} | | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

SN54ABT863, SN74ABT863 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS201E - FEBRUARY 1991 - REVISED JULY 1998

recommended operating conditions (see Note 3)

| | | | | BT863 | SN74ABT863 | | UNIT |
|--|--|--|-----|-------|------------|-----|------|
| | | | | | MIN | MAX | |
| V _{CC} Supply voltage | | | | 5.5 | 4.5 | 5.5 | V |
| V _{IH} High-level input voltage | | | | | 2 | | V |
| V _{IL} Low-level input voltage | | | | 0.8 | | 0.8 | V |
| V _I Input voltage | | | | Vcc | 0 | VCC | V |
| IOH High-level output current | | | | -24 | | -32 | mA |
| lOL | IOL Low-level output current | | | | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate Outputs enabled | | 20/ | 5 | | 5 | ns/V |
| Δt/ΔV _{CC} | V _{CC} Power-up ramp rate | | 200 | | 200 | | μs/V |
| TA | T _A Operating free-air temperature | | | 125 | -40 | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | T _A = 25°C | | | SN54ABT863 | | SN74ABT863 | | UNIT | | |
|--|---|---|--|-----------------------|-------------|-------|------------|------|------------|------|------|----|----|
| | | | | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | UNIT | | |
| VIK | | $V_{CC} = 4.5 \text{ V},$ | $I_{I} = -18 \text{ mA}$ | | | -1.2 | | -1.2 | | -1.2 | V | | |
| | | $V_{CC} = 4.5 \text{ V},$ | $I_{OH} = -3 \text{ mA}$ | 2.5 | | | 2.5 | | 2.5 | | | | |
| Vон | | V _{CC} = 5 V, | $I_{OH} = -3 \text{ mA}$ | 3 | | | 3 | | 3 | | V | | |
| VОН | | V _{CC} = 4.5 V | $I_{OH} = -24 \text{ mA}$ | 2 | | | 2 | | | | | | |
| | | | $I_{OH} = -32 \text{ mA}$ | 2* | | | | | 2 | | | | |
| VOL | | V _{CC} = 4.5 V | I _{OL} = 48 mA | | | 0.55 | | 0.55 | | | V | | |
| VOL | | VCC = 4.5 V | $I_{OL} = 64 \text{ mA}$ | | | 0.55* | | | | 0.55 | | | |
| V _{hys} | | | | | 100 | | | | | | mV | | |
| ł _I | Control inputs | $V_{CC} = 0 \text{ to } 5.5 \text{ V},$ | $V_I = V_{CC}$ or GND | | | ±1 | | ±1 | | ±1 | μА | | |
| '1 | A or B ports | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ | $V_I = V_{CC}$ or GND | | | ±20 | | ±20 | | ±20 | μιτ | | |
| $\frac{V_{CC}}{OE} = 0 \text{ to } 2.1 \text{ V, } V_{O} = 0.5 \text{ V to } 2.7 \text{ V,}$ OE = * don't care | | = 0.5 V to 2.7 V, | | | ±50 | | ±50** | | ±50 | μΑ | | | |
| IOZPD $\frac{V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 2.7 \text{ V}}{OE} = * \text{ don't care}$ | | = 0.5 V to 2.7 V, | | | ±50 | | ±50** | | ±50 | μΑ | | | |
| lozh‡ | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, V_{O} = 2.7 \text{ V},$ $OE \ge 2 \text{ V}$ | | V _O = 2.7 V, | | | 10 | Ś | 10 | | 10 | μΑ | | |
| l _{OZL} ‡ | $\frac{\text{V}_{CC}}{\text{OE}} = 2.1 \text{ V to } 5.5 \text{ V}, \text{ V}_{O} = 0.5 \text{ V},$ | | $V_{O} = 0.5 \text{ V},$ | | | -10 | 400 | -10 | | -10 | μΑ | | |
| l _{off} | $V_{CC} = 0$, V_{I} or V_{CC} | | V _I or V _O ≤ 4.5 V | | | ±100* | Q. | | | ±100 | μΑ | | |
| ICEX | | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | | 50 | | 50 | | 50 | μΑ | | |
| ΙΟ§ | | V _{CC} = 5.5 V, | V _O = 2.5 V | -50 | -100 | -225 | -50 | -225 | -50 | -225 | mA | | |
| | A or B ports | V _{CC} = 5.5 V, | Outputs high | | 1 | 250 | | 250 | | 250 | μΑ | | |
| ICC | | A or B ports | A or B ports | $I_0 = 0$, | Outputs low | | 24 | 30 | | 38 | | 38 | mA |
| | | $V_I = V_{CC}$ or GND | Outputs disabled | | 0.5 | 250 | | 250 | | 250 | μΑ | | |
| ΔI _{CC} ¶ | Data inputs | inputs $ \begin{array}{c} V_{CC} = 5.5 \text{ V}, \\ \text{One input at } 3.4 \text{ V}, \\ \text{Other inputs at} \\ V_{CC} \text{ or GND} \end{array} $ | Outputs enabled | | | 1.5 | | 1.5 | | 1.5 | | | |
| | | | Outputs disabled | | | 0.05 | | 0.05 | | 0.05 | mA | | |
| | Control inputs | $V_{CC} = 5.5 \text{ V}$, One inpu Other inputs at V_{CC} or | | | | 1.5 | | 1.5 | | 1.5 | | | |
| Ci | Control inputs | V _I = 2.5 V or 0.5 V | | | 4 | | | | | | pF | | |
| C _{io} | A or B ports | V _O = 2.5 V or 0.5 V | | | 7 | | | | | | pF | | |

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



^{**} On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54ABT863, SN74ABT863 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS201E - FEBRUARY 1991 - REVISED JULY 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 5 V, T _A = 25°C | | | SN54ABT863 | | SN74ABT863 | | UNIT |
|------------------|-----------------|----------------|---|-----|-----|------------|-----|------------|-----|------|
| | | (001F01) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | A or B | B or A | 1 | 2.6 | 4.1 | 1 | 47 | 1 | 5.7 | ns |
| ^t PHL | | | 1 | 2.3 | 3.3 | 1 | 3.9 | 1 | 3.9 | |
| ^t PZH | OEAB or OEBA | B or A | 1 | 3.2 | 4.3 | 1, | 5.4 | 1 | 5.5 | no |
| ^t PZL | | | 1 | 3.3 | 4.4 | 3 | 5.5 | 1 | 5.4 | ns |
| ^t PHZ | OEAB or OEBA | B or A | 2.5 | 4.8 | 6 | 2.5 | 6.8 | 2.5 | 6.7 | ns |
| t _{PLZ} | | BOIA | 1.5 | 4.4 | 5.9 | 1.5 | 7.8 | 1.5 | 6.9 | 115 |

PARAMETER MEASUREMENT INFORMATION




Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated