#### 查询SN54ABT16646供应商

## 捷多邦,专业PCSN54ABT466464645ABT16646 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS212D - JUNE 1992 - REVISED JULY 1999

- Members of the Texas Instruments Widebus<sup>™</sup> Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25^{\circ}$ C
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'ABT16646 devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16646 devices.

SN54ABT16	646	WD	PACKAGE
SN74ABT16646			DL PACKAGE
	TOP VI	EVV)	
	JU	50	
1DIR	1	56	10E
1CLKAB	2	55	1CLKBA
1SAB	3	54	1SBA
GND [	4	53	GND
1A1		52	1B1
1A2 [	6	51	1B2
V <sub>CC</sub>	7	50	V <sub>CC</sub>
1A3 [	8	49	1B3
1A4 [	9	48	1B4
1A5 [	10	47	1B5
GND [	11	46	GND
1A6 [	12	45	1B6
1A7 [	13	44	1B7
1A8 [	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
	18	39	GND
2A4	19	38	2B4
2A5 🛛	20	37	2B5
	21	36	
	22	E	
	23	34	
	-	33	the second s
	1000	- E	a second s
	ALC: NOTE: N	- E	
		— E	
1A6 1A7 1A8 2A1 2A2 2A3 GND	12 13 14 15 16 17 18 19 20	45 44 43 42 41 40 39 38 37 36 35	1B6 1B7 1B8 2B1 2B2 2B3 GND 2B4 2B5 2B6 V <sub>CC</sub> 2B7

2DIR 28

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when OE is low. In the isolation mode (OE high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{\mathsf{OE}}$  should be tied to V $_{\mathsf{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

hebus and EPIC-IIB are trademarks of Texas Instruments Incorporated



Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

2OE 29

#### SN54ABT16646, SN74ABT16646 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS212D – JUNE 1992 – REVISED JULY 1999

## description (continued)


The SN54ABT16646 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16646 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	FUNCTION TABLE									
		INP	UTS			DATA	a I/o†			
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION		
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified	Store A, B unspecified <sup>†</sup>		
Х	Х	Х	$\uparrow$	Х	Х	Unspecified	Input	Store B, A unspecified <sup>†</sup>		
Н	Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data		
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage		
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus		
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus		
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus		
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to bus		

<sup>†</sup> The data-output functions can be enabled or disabled by various signals at  $\overline{OE}$  or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCBS212D - JUNE 1992 - REVISED JULY 1999








SCBS212D - JUNE 1992 - REVISED JULY 1999


### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS212D - JUNE 1992 - REVISED JULY 1999



**To Seven Other Channels** 



SCBS212D - JUNE 1992 - REVISED JULY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub> : SN54ABT16646	96 mA
SN74ABT16646	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 3)

			SN54AB1	Г16646	SN74AB1	16646	UNIT
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current	Low-level output current		48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature			125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS212D - JUNE 1992 - REVISED JULY 1999

		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54AB	Г16646	SN74ABT16646		
PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		
\/~··	$V_{CC} = 5 V$		IOH = -3 mA	3			3		3		v
∨он		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
Ve		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			v
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v
V <sub>hys</sub>					100						mV
lı	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V	CC or GND			±1		±1		±1	μA
•	A or B ports					±20		±20		±20	
IOZH‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μΑ
Iozl‡		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$			-10		-10		-10	μΑ
loff		$V_{CC} = 0,$	$V_I$ or $V_O \leq 4.5~V$			±100				±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high			2		2		2	mA
ICC	A or B ports	$I_{O} = 0,$	Outputs low			32		32		32	
		$V_{I} = V_{CC}$ or GND	Outputs disabled			2		2		2	
	Data inputs	$V_{CC} = 5.5 V$ , One input at 3.4 V,	Outputs enabled			50		50		50	
∆ICC¶		Other inputs at V <sub>CC</sub> or GND	Outputs disabled			50		50		50	μA
	Control inputs	$V_{CC} = 5.5 V$ , One in Other inputs at $V_{CC}$				50		50		50	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4						pF
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			8						pF

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

 $\ddagger$  The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



#### SN54ABT16646, SN74ABT16646 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS212D – JUNE 1992 – REVISED JULY 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		:				
			= 5 V, 25°C	MIN	MAX	UNIT
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3.5		4		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		ns

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		:				
			= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns



SCBS212D - JUNE 1992 - REVISED JULY 1999

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	мах	UNIT
			MIN	TYP	MAX			
f <sub>max</sub>			125			125		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1	5	ns
<sup>t</sup> PHL	CERBA OF CERAB	AUD	1.5	3.2	4.1	1	5	115
<sup>t</sup> PLH	A or B	B or A	1	2.3	3.2	0.6	4	ns
<sup>t</sup> PHL		BUIA	1	3	4.1	0.6	4.9	115
<sup>t</sup> PLH		B or A	1	2.9	4.3	0.6	5.3	ns
<sup>t</sup> PHL	SAB or SBA <sup>†</sup>	BUIA	1	3.1	4.3	0.6	5.3	115
<sup>t</sup> PZH	OE	A or B	1	3.4	4.6	0.6	5.9	ns
<sup>t</sup> PZL	UE	AUD	1.5	3.5	5.3	1	6	115
<sup>t</sup> PHZ	OE	A or B	1.5	3.9	5.6	1	6.4	20
<sup>t</sup> PLZ	UE	AUID	1.5	3.1	4.4	1	4.7	ns
<sup>t</sup> PZH	DIP	A or B	1	3.2	4.5	0.6	5.8	20
<sup>t</sup> PZL	DIR	AUID	1.5	3.4	5.1	1	6.7	ns
<sup>t</sup> PHZ	DIR	A or B	2	4.2	5.9	1.2	7.1	20
<sup>t</sup> PLZ		AUID	1.5	3.6	5.1	1	6.2	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN74ABT16646					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V T	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			МАХ	UNIT	
			MIN	TYP	MAX				
f <sub>max</sub>			125			125		MHz	
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1.5	4.9	ns	
<sup>t</sup> PHL	CERBA OF CERAB	AUB	1.5	3.2	4.1	1.5	4.7	115	
<sup>t</sup> PLH	A or B	B or A	1	2.3	3.2	1	3.9	ns	
tPHL		BUIA	1	3	4.1	1	4.6	115	
<sup>t</sup> PLH	045 054 <sup>±</sup>	B or A	1	2.9	4.3	1	5	ns	
<sup>t</sup> PHL	SAB or SBA <sup>†</sup>	BUIA	1	3.1	4.3	1	5	115	
<sup>t</sup> PZH	OE	A or B	1	3.4	4.6	1	5.5	ns	
<sup>t</sup> PZL	ÛE	AUIB	1.5	3.5	4.9	1.5	5.7	115	
<sup>t</sup> PHZ	OE	A or P	1.5	3.9	4.9	1.5	5.4	ns	
<sup>t</sup> PLZ	ÛE	A or B	1.5	3.1	4.1	1.5	4.5	115	
<sup>t</sup> PZH	DIR	A or B	1	3.2	4.5	1	5.4	ns	
<sup>t</sup> PZL	אוע	AUID	1.5	3.4	4.8	1.5	5.6	115	
<sup>t</sup> PHZ	DIR	A or B	2	4.2	5.7	2	6.7	ns	
<sup>t</sup> PLZ		AUID	1.5	3.6	5.1	1.5	5.9	115	

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.




SCBS212D – JUNE 1992 – REVISED JULY 1999



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated