
SCBS697G - JULY 1997 - REVISED APRIL 2000

- Members of the Texas Instruments
 Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package

SN54LVTH16952WD PACKAGE
SN74LVTH16952 DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVTH16952 devices are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SCBS697G - JULY 1997 - REVISED APRIL 2000

description (continued)

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16952 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH16952 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE†

	OUTPUT			
CLKENAB	CLKAB	OEAB	Α	В
Н	Х	L	Χ	В ₀ ‡ В ₀ ‡
Х	L	L	Χ	в ₀ ‡
L	\uparrow	L	L	L
L	\uparrow	L	Н	Н
Х	Χ	Н	X	Z


[†] A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.



[‡]Level of B before the indicated steady-state input conditions were established

SCBS697G - JULY 1997 - REVISED APRIL 2000

logic symbol†





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS697G - JULY 1997 - REVISED APRIL 2000

logic diagram (positive logic)





SCBS697G - JULY 1997 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	
or power-off state, V_O (see Note 1)	5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)—0.5 V to V _O	
Current into any output in the low state, IO: SN54LVTH16952	96 mA
SN74LVTH16952	. 128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH16952	48 mA
SN74LVTH16952	64 mA
Input clamp current, I _{IK} (V _I < 0)	. –50 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 3): DGG package	. 64°C/W
DL package	
Storage temperature range, T _{stq} 65°C	to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTI	116952	SN74LVTI	UNIT		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2		2		V	
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
IOH	High-level output current		-24		-32	mA	
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS697G - JULY 1997 - REVISED APRIL 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COL	TEST CONDITIONS			52	SN74I	_VTH169	52	UNIT	
PAR	AWEIER	lesi coi	NDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2				
VOH		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V	
VOH		V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2						v	
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2				
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2		
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5		
VOL			I _{OL} = 16 mA			0.4			0.4	V	
VOL		V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V	
		1 100 - 3 1	$I_{OL} = 48 \text{ mA}$			0.55					
			$I_{OL} = 64 \text{ mA}$						0.55		
Control		$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10		
lı	A or B	V _{CC} = 3.6 V	V _I = 5.5 V	20		20		μΑ			
			VI = VCC			1			1		
	porto:		V _I = 0			- 5			– 5		
I _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V						±100	μΑ	
		$V_{CC} = 3 \text{ V}$ $V_{I} = 0.8 \text{ V}$ $V_{I} = 2 \text{ V}$		75			75				
I _{I(hold)}	A or B ports			- 75			-75			μΑ	
		$V_{CC} = 3.6 \text{ V}$,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500		
I _{OZPU}		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100			±100	μΑ	
IOZPD	IOZPD $\frac{\text{VCC} = 1.5 \text{ V to 0, VO} = 0.8}{\text{OE} = \text{don't care}}$		0.5 V to 3 V,			±100			±100	μА	
Icc		V _{CC} = 3.6 V,				0.19			0.19		
		$I_{O} = 0$,	Outputs low			5			5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	1.19	
ΔICC¶	ΔI_{CC} V _{CC} = 3 V to 3.6 V, One input at V _{CC} Other inputs at V _{CC} or GND					0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
C _{io}		V _O = 3 V or 0			10			10		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ Unused pins at V_{CC} or GND

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS697G - JULY 1997 - REVISED APRIL 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LVTH16952				SN74LVTH16952			
			V _{CC} =		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			150		150		150		150	MHz
t _W	Pulse duration	CLK high or low	3.3		3.3		3.3		3.3		ns
	t _{SU} Setup time	A or B before CLK	2.6		3.3		1.7		2.5		
^t su		CLKEN before CLK	2.2		2.8		2		2.8		ns
t _h Hold time	Hold time	A or B after CLK	1		1		0.8		0		20
	Hold liffle	CLKEN after CLK	1.4		1.5		0.4		0		ns


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVTH16952				SN74LVTH16952					
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f _{max}			150		150		150			150		MHz
t _{PLH}	CLKBA or	A or B	1.6	5.7		7.4	1.3	2.7	4		4.4	ns
^t PHL	CLKAB	AOIB	1.7	6		7	1.3	2.7	4		4.4	115
^t PZH	OFDA OFAD	A or B	0.9	5		7.3	1	2.3	4		4.9	ns
t _{PZL}	OEBA or OEAB	AOIB	1.1	5.2		5.9	1	2.4	4		4.9	115
t _{PHZ}	<u> </u>	A or B	1.7	6.7		7.3	2.1	3.9	5.7		6.2	ns
t _{PLZ}	OEBA or OEAB	AUB	1.1	5.8		6	2.1	3.5	5.1		5.3	115

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SCBS697G - JULY 1997 - REVISED APRIL 2000

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \, \Omega$, $t_f \leq 2.5 \, \text{ns}$, $t_f \leq 2.5 \, \text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated