查询SN54LVT162240供应商

捷多邦,专业**SN54L7/T162240**如**SN74**LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS719-JULY 2000

SN54LVT162240 ... WD PACKAGE

SN74LVT162240 . . . DGG, DGV, OR DL PACKAGE

(TOP VIEW)

- Members of the Texas Instruments *Widebus*[™] Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$
- I_{off} and Power-Up 3-State Support Hot Insertion
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil
 Fine-Pitch Ceramic Flat (WD) Package
 Using 25-mil Center-to-Center Spacings

NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

description

The 'LVT162240 devices are 16-bit buffers/drivers designed specifically for low-voltage (3.3-V) V_{CC} operation and to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They have the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer and provide inverting outputs and symmetrical active-low output-enable (OE) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bebus is a trademark of Texas Instruments.

THE ESS OT PERMISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to perifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



0	T 1 4 4 4 4
Convright © 2000	Texas Instruments Incorporated

	`			
1OE	1	U	48	20E
1Y1				1A1
1Y2	-		100] 1A2
GND	1000			GND
1Y3	5] 1A3
1Y4 🛛	6		43] 1A4
V _{CC} [7		42] ∨ _{CC}
2Y1 [41] 2A1
2Y2 [9		40] 2A2
GND [10		39] GND
2Y3 [11		38	2A3
2Y4 🛛	12		37	2A4
3Y1 [13		36] 3A1
3Y2	14		35	3A2
GND [15		34] GND
3Y3 [16		33	3A3
3Y4 [32	3A4
V _{CC}			31	□ v _{cc}
4Y1 [30	4A1
4Y2			29	4A2
GND			28	GND
4Y3 [27	4A3
4Y4	-		26	4A4
40E	24		25	30E

SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS719 – JULY 2000

description (continued)

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVT162240 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVT162240 is characterized for operation from -40° C to 85° C.

(each 4-bit buffer/driver)									
INPU	JTS	OUTPUT							
OE	Α	Y							
L	Н	L							
L	L	н							
н	Х	Z							

FUNCTION TABLE

SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS719 – JULY 2000

	1					
1OE	48	EN1				
2 <mark>0E</mark>	25	EN2				
3OE		EN3				
4 <mark>0E</mark>	24	EN4				
4.4.4	47		4		l K	2
1A1	46		1	1 ▽		- 1Y1 3
1A2	44	┣───				- 1Y2 5
1A3	43					- 1Y3
1A4	41	 	4	0 =		- 1Y4 8
2A1	40	 	1	2 ▽		- 2Y1 9
2A2	38	 			1	2Y2
2A3	37				1	2Y3
2A4	36				1	- 2Y4 3
3A1	35	 	1	3 ▽	1	— 3Y1 4
3A2	33				1	— 3Y2 6
3A3	32				1	<u> </u>
3A4	30	 			1	— 3Y4 9
4A1	29	 	1	4 ▽	2	— 4Y1 0
4A2	27				<u> </u>	— 4Y2 2
4A3	26				2	— 4Y3
4A4						— 4Y4

logic symbol[†]

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS719 - JULY 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, I _O	30 mA
Current into any output in the high state, I _O (see Note 2)	30 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$. 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS719 - JULY 2000

recommended operating conditions (see Note 4)

			SN54LVT1	62240	SN74LVT1	62240	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	W	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ЮН	High-level output current	6	-12		-12	mA	
IOL	Low-level output current	206	12		12	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	0	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN5	4LVT162	240	SN7			
		TEST CONDITIONS			TYP†	MAX	MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 2.7 V,	lj = -18 mA			-1.2			-1.2	V
Vон		V _{CC} = 3 V,	I _{OH} = -12 mA	2			2			V
VOL		V _{CC} = 3 V,	I _{OL} = 12 mA			0.8			0.8	V
		V _{CC} = 0 or 3.6 V,	VI = 5.5 V			10	10			
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND			±1			±1	•
II			$V_{I} = V_{CC}$		15				1	μΑ
	Data inputs	V _{CC} = 3.6 V	V _I = 0						-5	
l _{off}		V _{CC} = 0,	V_{I} or $V_{O} = 0$ to 4.5 V				±100		μA	
IOZH		V _{CC} = 3.6 V,	V _O = 3 V	5			5			μΑ
IOZL		$V_{CC} = 3.6 \text{ V}, \qquad V_{O} = 0.5 \text{ V}$		-5			-5			μΑ
IOZPU		$\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V}, \text{ V}_{O} = 0.5 \text{ V to } 3 \text{ V},$ $OE = \text{don't care}$			C7 P	±100*			±100	μΑ
I _{OZPD}		$\frac{V_{CC}}{OE} = 1.5 \text{ V to 0, V}_{O}$	= 0.5 V to 3 V,	202	22	±100*			±100	μΑ
		V _{CC} = 3.6 V,	Outputs high	Q		0.19			0.19	
ICC		$I_{O} = 0,$	Outputs low	5			5			mA
		$V_I = V_{CC} \text{ or } GND$	Outputs disabled		0.19			0.19		
$\Delta I_{CC}^{\ddagger} \qquad \qquad \qquad \forall_{CC} = 3 \forall \text{ to } 3.6 \forall, \text{ One input at } \forall_{CC} - 0.6 \forall, \\ \text{Other inputs at } \forall_{CC} \text{ or GND}$					0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF
Co		V _O = 3 V or 0			9			9		pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS719 - JULY 2000

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN54LVT162240			SN74LVT162240							
PARAMETER	FROM (INPUT)	-	-	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V V _{CC} = 2.7 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX		
^t PLH	A	Y	1	4.2	M	5	1	2.5	4		4.6	ns	
^t PHL		T	1	4.2	JIL I	5	1	2.9	4		4.6	115	
^t PZH	OE	Y	1	5	PF PF	5.5	1	2.8	4.8		5.7	20	
^t PZL	ÛE	T	1	4.9	Y , Y	5.1	1	2.8	4.7		4.9	ns	
^t PHZ	OE	Y	1.9	4.9		5.4	2	3.5	4.7		5.2	ns	
t _{PLZ}	0E	1	1.9	4.7		4.8	2	3.4	4.5		4.5	115	
^t sk(o)				2					0.5			ns	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS719 - JULY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns. t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated