查询SN74CBT16232供应商

捷多邦,专业PCB打样工厂,24小时加急NB4CBT16232 SYNCHRONOUS 16-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER

SCDS009K - MAY 1995 - REVISED MAY 2000

	SCDS009K – MAY 1995 – REVISED MAY 20
 5-Ω Switch Connection Between Two Ports TTL-Compatible Input and Output Levels 	DGG OR DL PACKAGE (TOP VIEW)
Package Options Include Plastic Thin	1A 1 56 1B1
Shrink Small-Outline (DGG) and Shrink	2B1 2 55 1 1B2
Small-Outline (DL) Packages	2B2 3 54 2A
- 1	3A 4 53 3B1
description	4B1 5 52 3B2
The SN74CBT16232 is a synchronous 16-bit	4B2 6 51 4A
1-of-2 FET multiplexer/demultiplexer used in	5A 🚺 7 50 🗍 5B1
applications in which two separate data paths	6B1 🚺 8 49 🗍 5B2
must be multiplexed onto, or demultiplexed from,	6B2 🚺 9 48 🗍 6A
a single path.	7A 🚺 10 47 🚺 7B1
	8B1 🚺 11 46 🗍 7B2 🚬 👝 👘
Two select (S0 and S1) inputs control the data	8B2 🚺 12 45 🚺 8A
flow. A clock (CLK) and a clock enable (CLKEN) synchronize the device operation. When CLKEN	GND [] 13 44]] GND
is high, the bus switch remains in the last clocked	
function.	9A [] 15 42]] 9B1
	10B1 016 41 09B2
The SN74CBT16232 is characterized for	10B2 [17 40] 10A
operation from –40°C to 85°C.	11A 🛛 18 39 🗍 11B1
operation from -40°C to 85°C.	12B1 🛛 19 🛛 38 🔁 11B2
	12B2 🛛 20 37 🗋 12A
	13A 🛛 21 36 🗋 13B1
	14B1 🛛 22 35 🗋 13B2
	14B2 [23 34] 14A
	15A 24 33 15B1
	16B1 25 32 15B2
	16B2 26 31 16A
	CLKEN [28 29] S1
FUNCTION TABLE	

At 14		IN	PUTS	FUNCTION				
	S 1	S0	CLK	CLKEN	FUNCTION			
Х		Х	Х	Н	Last state			
	L	L	\uparrow	L	Disconnect			
	L	Н	\uparrow	A = B1 and A = B2				
	н	L	\uparrow	L	A = B1			
	н	Н		L	A = B2			
B-	FTP W.DZ	50.0	OM					






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74CBT16232 SYNCHRONOUS 16-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER

SCDS009K - MAY 1995 - REVISED MAY 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} –0	.5 V to 7 V
Input voltage range, V _I (see Note 1) –0	.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _I < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T _{stg} 65°0	C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
Т _А	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74CBT16232 SYNCHRONOUS 16-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER

SCDS009K - MAY 1995 - REVISED MAY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	lj = -18 mA				-1.2	V
Ц		$V_{CC} = 5.5 V,$	$V_I = 5.5 V \text{ or GND}$				±1	μΑ
ICC		V _{CC} = 5.5 V,	I _O = 0,	$V_I = V_{CC} \text{ or } GND$			3	μΑ
∆lcc‡	Control inputs	$V_{CC} = 5.5 V,$	One input at 3.4 V,	Other inputs at V_{CC} or GN	D		2.5	mA
Ci	Control inputs	$V_{I} = 3 V \text{ or } 0$				4.5		pF
0	A port		CLKEN = 0,	00.0		6.5		pF
C _{io(OFF)}	B port	$V_{O} = 3 V \text{ or } 0,$		S0 = 0, $S1 = 0$		4		
ron§		$V_{CC} = 4 V$, TYP at $V_{CC} = 4 V$	V _I = 2.4 V,	lj = 15 mA		14	20	
			N 0	II = 64 mA		5	7	Ω
		$V_{CC} = 4.5 V$	CC = 4.5 V	I _I = 30 mA		5	7	
			V _I = 2.4 V,	l _l = 15 mA		10	15	

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), $T_A = 25^{\circ}C$.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			V _{CC} = 4 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			150		150	MHz
tw	Pulse duration	CLK high or low	3.3		3.3		ns
	t _{su} Setup time	S0, S1 before CLK1	2.2		1.9		
ⁱ su		CLKEN before CLK1	2.4		1.9		ns
t _h Hold time	Lold time	S0, S1 after CLK↑	0.5		1		
	Hold time	CLKEN after CLK↑	1.9		1.8		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	ТО (OUTPUT)	V _{CC} = 4 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	
fmax			150		150		MHz
t _{pd} ¶	A or B	B or A		0.35		0.25	ns
^t pd	CLK	A or B		6.1	2	5.8	ns
+		A, B1, B2		6.8	1.8	6.2	00
ten	CLK	B1 and B2		8.5	3.1	7.9	ns
^t dis	CLK	A or B		5.8	1.9	6.2	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SN74CBT16232 SYNCHRONOUS 16-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER

SCDS009K - MAY 1995 - REVISED MAY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tPZL and tPZH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated