#### 查询SN74CBTS16212供应商

# 捷多邦,专业PCB打样工厂,24小时加**SN环华**CBTS16212 24-BIT FET BUS-EXCHANGE SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS036C - DECEMBER 1997 - REVISED MAY 2000

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages

#### description

The SN74CBTS16212 provides 24 bits of high-speed TTL-compatible bus switching or exchanging with Schottky diodes on the I/Os to clamp undershoot. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or as a 12-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0–S2) terminals.

The SN74CBTS16212 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

DGG, DG	or, or e (top vi		ACKAGE
			- 5
so [	1	56	]S1
1A1	2	55	S200
1A2	3	· ·	1B1
2A1	4	53	1B2
2A2	5	52	2B1
3A1 [	6	51	2B2
3A2 🛛	7	50	3B1
GND [	8	49	GND
4A1 🛛	9	48	3B2
4A2	10	47	4B1
5A1 🛛	11	46	4B2
5A2	12	45	5B1
6A1	13	44	5B2
6A2	14	43	6B1
7A1	15	42	6B2
7A2	16	41	7B1
V <sub>CC</sub> L	17	40	7B2
8A1 [	18	39	8B1
GND	19		GND
8A2 L	20	37	8B2
9A1 [	21	36	9B1
9A2 🛛	22	35	9B2
10A1 [	23	34	10B1
10A2	24	33	10B2
11A1	25	32	11B1
11A2	26	31	11B2
12A1	27	30	12B1
12A2	28	29	12B2

ALC: NOT					
INPUTS			INPUTS/	OUTPUTS	FUNCTION
S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	Н	B1	Z	A1 port = B1 port
L	Н	L	B2	Z	A1 port = B2 port
L	Н	Н	Z	B1	A2 port = B1 port
н	L	L	Z	B2	A2 port = B2 port
Н	-	н	Z	Z	Disconnect
н	Hs	Eo1	B1	B2	A1 port = B1 port A2 port = B2 port
н	Н	Н	B2	B1	A1 port = B2 port A2 port = B1 port

#### FUNCTION TABLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN74CBTS16212 24-BIT FET BUS-EXCHANGE SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS036C - DECEMBER 1997 - REVISED MAY 2000

# logic diagram (positive logic)





## SN74CBTS16212 24-BIT FET BUS-EXCHANGE SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS036C - DECEMBER 1997 - REVISED MAY 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Continuous channel current	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Package thermal impedance, $\theta_{JA}$ (see Note 2): I	DGG package 64°C/W
[	DGV package 48°C/W
]	DL package
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
ТĄ	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	PARAMETER TEST CONDITIONS		MIN	TYP‡	MAX	UNIT		
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA				-1.2	V
ı.	Ι <sub>ΙL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = GND				-1	μA
łı	IIН	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V				150	μΑ
ICC		V <sub>CC</sub> = 5.5 V,	I <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND			3	μΑ
∆I <sub>CC</sub> §	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			2.5	mA
Ci	Control inputs	$V_{I} = 3 V \text{ or } 0$				2.5		pF
C <sub>io(OFF)</sub>		V <sub>O</sub> = 3 V or 0,	S0, S1, or S2 = $V_{CC}$	2		10.5		pF
		$V_{CC} = 4 V,$	V <sub>I</sub> = 2.4 V,	lj = 15 mA			20	
. ¶			$V_{I} = 0$	I <sub>I</sub> = 64 mA		4	7	Ω
ron¶		$V_{CC} = 4.5 V$	Ij = 30 mA		4	7	52	
			V <sub>I</sub> = 2.4 V,	lj = 15 mA		6	12	

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}C$ .

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




### SN74CBTS16212 24-BIT FET BUS-EXCHANGE SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS036C - DECEMBER 1997 - REVISED MAY 2000

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
		(001101)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> †	A or B	B or A		0.35		0.25	ns
<sup>t</sup> pd	S	A or B		10	1.5	9.1	ns
ten	S	A or B		10.4	1.5	9.7	ns
<sup>t</sup> dis	S	A or B		9.2	1.5	8.8	ns

<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).


PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, 20 = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 n
- D. The outputs are measured one at a time with one transition per measurem
- E. tpLz and tpHz are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tPLH and tPHL are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated