SCES039C - JULY 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments
 Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit buffer and line driver is designed for 1.65-V to 3.6-V V_{CC} operation.

This SN74ALVCH16825 improves the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as two 9-bit buffers or one 18-bit buffer. It provides true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all nine affected outputs are in the high-impedance state.

DGG OR DL PACKAGE (TOP VIEW)

		T		ı	
10E1	1	\cup	56		10E2
1Y1	2		55		1A1
1Y2	3			ь.	1A2
GND [4		53		GND
1Y3 [5		52		1A3
1Y4 [6		51		1A4
V _{CC} [7		50		V_{CC}
1Y5	8		49		1A5
1Y6 [9		48		1A6
1Y7 [10		47		1A7
GND [11		46		GND
1Y8 [12		45		1A8
1Y9 [13		44		1A9
GND [14		43	0	GND
GND [15		42	1	GND
2Y1 [16		41	0	2A1
2Y2 [17		40	0	2A2
GND [18		39		GND
2Y3 [19		38		2A3
2Y4 [20		37		2A4
2Y5 [21		36	0	2A5
V _{CC}	22		35		V_{CC}
2Y6	23		34	0	2A6
2Y7 [24		33	7	2A7
GND [25				GND
2Y8	26		31	_	2A8
2Y9	27			[2 <u>A</u> 9
20E1	28		29	р	20E2
				•	

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16825 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 9-bit section)


	INPUTS	OUTPUT	
OE1	OE2	Α	Υ
L	L	L	L
0.60	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






logic symbol†



 $^{\ ^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCES039C - JULY 1995 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Constructions as a V	051/4-401/
Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	81°C/W
DL package	
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
\vee_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V
	V _{CC} = 2.7 V to 3.6 V		0.8	1	
٧ _I	Input voltage	<u> </u>	0	Vcc	V
٧o	Output voltage		0	Vcc	V
		V _{CC} = 1.65 V	-4		
1	V _{CC} = 2.3 V	V _{CC} = 2.3 V		-12	A
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA
	V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4	
1	Law lavel autout augent	V _{CC} = 2.3 V		12	A
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
	V _{CC} = 3 V			24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74ALVCH16825 18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES039C - JULY 1995 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP [†]	MAX	UNIT		
		I _{OH} = -100 μA	1.65 V to 3.6 V	/ V _{CC} -(0.2				
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2					
		$I_{OH} = -6 \text{ mA}$	2.3 V	2					
Vон			2.3 V	1.7			V		
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2					
			3 V	2.4					
		I _{OH} = -24 mA	3 V	2					
		I _{OL} = 100 μA	1.65 V to 3.6	/		0.2			
		I _{OL} = 4 mA	1.65 V			0.45			
\/		I _{OL} = 6 mA	2.3 V			0.4	.,		
VOL	la. – 12 mA	2.3 V			0.7	V			
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4			
		I _{OL} = 24 mA	3 V			0.55			
Ц		$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ		
		V _I = 0.58 V	1.65 V	25					
		V _I = 1.07 V	1.65 V	-25					
		V _I = 0.7 V	2.3 V	45					
I _I (hold)		V _I = 1.7 V	2.3 V	-45			μΑ		
		V _I = 0.8 V	3 V	75					
		V _I = 2 V	3 V	-75					
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500			
I _{OZ}		$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ		
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ		
Δlcc		One input at V _{CC} - 0.6 V, Other input	s at V _{CC} or GND 3 V to 3.6 V			750	μΑ		
	Control inputs	Vi – Voc or CND	221/		3.5		n.E		
Ci	Data inputs	$V_I = V_{CC}$ or GND	3.3 V		6		pF		
Co	Outputs	$V_O = V_{CC}$ or GND	3.3 V		7.5		pF		

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(1141 01)	(0011-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	А	Y	§	1	4.1		3.9	1	3.4	ns
t _{en}	ŌĒ	Υ	§	1	6		5.7	1	4.7	ns
^t dis	ŌĒ	Y	§	1.2	5.6		4.9	1.3	4.5	ns

[§] This information was not available at the time of publication.




[‡]This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
	TANAMETER		TYP TYP		TYP		
	Power dissipation	Outputs enabled	C ₁ = 50 pF. f = 10 MHz	†	16	18	pF
C _{pd}	capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	†	4	6	рг


[†] This information was not available at the time of publication.


PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V




 $\begin{array}{c|c} \textbf{TEST} & \textbf{S1} \\ \hline & t_{pd} & \textbf{Open} \\ t_{PLZ}/t_{PZL} & \textbf{2} \times \textbf{V_{CC}} \\ t_{PHZ}/t_{PZH} & \textbf{GND} \\ \end{array}$










NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , $t_r \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated