捷多邦,专业PCB打样工厂,24小**SMTAAE**VCH162344 1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES085F - AUGUST 1996 - REVISED JUNE 1999

- Member of the Texas Instruments
 Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DGG), Thin Shrink Small-Outline (DL), and Thin Very Small-Outline (DGV) Packages

NOTE: For tape and reel order entry:

The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

description

This 1-bit to 4-bit address driver is designed for $1.65\text{-V to }3.6\text{-V V}_{CC}$ operation.

The SN74ALVCH162344 is used in applications in which four separate memory locations must be addressed by a single address.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, the output enable (\overline{OE}) inputs should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

OE1	1		U		l
1B2	OE1	1		56	OE4
GND		2			
1B3	1B2 [3		54	8B2
1B4	GND [4		53	GND
VCC 7 50 VCC 1A 8 49 8A 2B1 9 48 7B1 2B2 10 47 7B2 GND 11 46 GND 2B3 12 45 7B3 2B4 13 44 7B4 2A 14 43 7A 3A 15 42 6A 3B1 16 41 6B1 3B2 17 40 6B2 GND 18 39 GND 3B3 19 38 6B3 3B4 20 37 6B4 4A 21 36 5A VCC 22 35 VCC 4B1 23 34 5B1 4B2 24 33 5B2 GND 25 32 GND 4B3 26 31 5B3 4B4 27 30 5B4	1B3 [5		52] 8B3
1A	1B4 [6		51] 8B4
2B1	V _{CC} [7			
2B2	1A [8		49]8A
GND	2B1 [9		48] 7B1
2B3	2B2 [10		47] 7B2
2B4	GND [11		46	GND
2A	2B3 [12		45	7B3
3A	2B4 [13		44]7B4
3B1	2A [14		43]7A
3B2	3A [15		42]6A
GND	3B1 [16		41]6B1
3B3	3B2 [17			
3B4	GND [18		39	GND
4A	3B3 [19		38] 6B3
V _{CC}	3B4 [20		37] 6B4
4B1					
4B2	V _{CC} [22		35]v _{cc}
GND 25 32 GND 4B3 26 31 5B3 4B4 27 30 5B4	4B1 [23		34]5B1
4B3 26 31 5B3 4B4 27 30 5B4	4B2 [24			
4B4 27 30 5B4					
		70.07			
OE2 29 OE3					
٣	OE2	28		29	OE3

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162344 is characterized for operation from -40°C to 85°C.

A-TO-B FUNCTION TABLE

INPUTS		OUTPUT
OE	Α	Bn
E.A.	Н	Н
L	L	L
Н	Χ	Z

TEXAS


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated.



SCES085F - AUGUST 1996 - REVISED JUNE 1999

logic diagram (positive logic)



SN74ALVCH162344 1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES085F - AUGUST 1996 - REVISED JUNE 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 4.6 V
Output voltage range, V _O (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DGV package	
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}			
VIН	-	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
	Ĭ	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ _I	Input voltage		0	Vcc	V	
٧o	Output voltage		0	Vcc	V	
	High-level output current	V _{CC} = 1.65 V		-2		
		V _{CC} = 2.3 V		-6	mA	
ЮН		V _{CC} = 2.7 V		-8		
		V _{CC} = 3 V		-12		
		V _{CC} = 1.65 V		2		
lOL	Law lavel output output	V _{CC} = 2.3 V		6	A	
	Low-level output current	V _{CC} = 2.7 V		8	mA	
	V _{CC} = 3 V			12		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH162344 1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS SCES085F - AUGUST 1996 - REVISED JUNE 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CON	DITIONS	Vcc	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	2		
		I _{OH} = -2 mA		1.65 V	1.2			
		I _{OH} = -4 mA		2.3 V	1.9			
Vон		Jan Grad		2.3 V	1.7			V
		$I_{OH} = -6 \text{ mA}$		3 V	2.4			
		$I_{OH} = -8 \text{ mA}$		2.7 V	2			
		I _{OH} = -12 mA		3 V	2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		$I_{OL} = 2 \text{ mA}$		1.65 V			0.45	
		I _{OL} = 4 mA		2.3 V			0.4	
VOL		1		2.3 V			0.55	V
		IOL = 6 mA		3 V		,	0.55	
		I _{OL} = 8 mA	2.7 V			0.6		
		I _{OL} = 12 mA	3 V			0.8		
Ι _Ι		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V _I = 0.58 V		1.65 V	25			
		V _I = 1.07 V	1.65 V	-25			μΑ	
		V _I = 0.7 V	2.3 V	45				
I _I (hold)		$V_{I} = 1.7 \text{ V}$ $V_{I} = 0.8 \text{ V}$ $V_{I} = 2 \text{ V}$		2.3 V	-45			
				3 V	75			
				3 V	-75			
		V _I = 0 to 3.6 V [‡]		3.6 V			±500	
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
lcc		$V_I = V_{CC}$ or GND,	O = 0	3.6 V			40	μΑ
ΔlCC		One input at V _{CC} – 0.6 V, C	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
C.	Control inputs	VI - Voo or CND		221/		2.5		pF
Ci	Data inputs	I = V _{CC} or GND		3.3 V	3.5			ρF
Co	Outputs	VO = VCC or GND		3.3 V		4		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2.5 V ± 0.2 V		5 V V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFO1)	(0011-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	В	§	1	4.9		5.1	1.4	4.4	ns
t _{en}	ŌĒ	В	§	1	6.4		6.6	1.2	5.7	ns
^t dis	ŌĒ	В	§	1	5.4		4.7	1.2	4.5	ns
t _{sk(o)} ¶									0.35	ns
tsk(o)#									0.5	ns

[§] This information was not available at the time of publication.

[#] Skew between outputs of all banks of same package (A1–A8 tied together)



[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


[¶] Skew between outputs of the same bank and same package (same transition)

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT		
		TEST CONDITIONS	TYP	TYP	TYP	ONIT		
	Power dissipation	Outputs enabled	Cı = 0. f = 10 MHz	†	68	82	pF	
C _{pd}	capacitance	Outputs disabled	$C_L = 0$, $f = 10 MHz$	†	12	14	þг	

[†] This information was not available at the time of publication.

PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V



NOTES: A. C_I includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SCES085F - AUGUST 1996 - REVISED JUNE 1999

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpZL and tpZH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

SCES085F - AUGUST 1996 - REVISED JUNE 1999

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated