#### 查询SN74ALVCH162334供应商

### 专业PCB打样工厂,24小SMPALAEVCH162334 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES120F - JULY 1997 - REVISED JUNE 1999

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

CLK 48

OF

- Member of the Texas Instruments Widebus<sup>™</sup> Family
- **EPIC<sup>™</sup>** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **Output Port Has Equivalent 26-**Ω Series **Resistors, So No External Resistors Are** Required
- **Designed to Comply With JEDEC 168-Pin** and 200-Pin SDRAM Buffered DIMM Specification
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

#### description

This 16-bit universal bus driver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

Data flow from A to Y is controlled by the output-enable (OE) input. The device operates in the transparent mode when the latch-enable  $(\overline{LE})$ 

input is low. When LE is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state.

The output port includes equivalent  $26 \cdot \Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162334 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

and Widebus are trademarks of Texas Instruments Incorporated



Copyright © 1999, Texas Instruments Incorporated
--

NC – No	internal	connection


Y1 [	2	47	] A1
Y2	3	46	A2
GND [	4	45	GND
Y3[	5	44	A3
Y4 [	6		] A4
Vcc	7	42	] v <sub>cc</sub>
Y5 [	8		A5
Y6 [			A6
GND [		39	GND
Y7 [	11		A7
Y8 [		37	A8
Y9 [			A9
Y10	14		A10
GND	15	34	GND
Y11	16		A11
Y12			A12
V <sub>CC</sub> [	18	31	] v <sub>cc</sub>
Y13 🛛	19	30	A13
Y14 🛛		29	A14
gnd [	21	28	] GND
Y15 🛛	22	27	A15
Y16 🛛	23		A16
NC	24	25	LE

**FUNCTION TABLE** 

	INPUTS							
OE	LE	CLK	Α	Y				
Н	Х	Х	Х	Z				
L	L	Х	L	L				
L	L	Х	Н	н				
L	Н	$\uparrow$	L	L				
L	Н	$\uparrow$	Н	н				
L	Н	L or H	Х	Y0 <sup>†</sup>				

<sup>†</sup>Output level before the indicated steady-state input conditions were established


### logic symbol<sup>‡</sup>



<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To 15 Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, V <sub>I</sub> (see Note 1) Output voltage range, V <sub>O</sub> (see Notes 1 and 2) Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0) Continuous output current, I <sub>O</sub> Continuous current through each V <sub>CC</sub> or GND Package thermal impedance, $\theta_{JA}$ (see Note 3): D	-0.5 V to 4.6 V -0.5 V to 4.6 V -0.5 V to 4.6 V -0.5 V to V <sub>CC</sub> + 0.5 V -50 mA ±50 mA ±100 mA 0GG package
	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V <sub>IL</sub> Lo	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 1.65 V		-2		
lau	1 Park land a straight star	$V_{CC} = 2.3 V$		-6		
ЮН	High-level output current	$V_{CC} = 2.7 V$		-8	mA	
VI Input voltage	V <sub>CC</sub> = 3 V		-12			
		V <sub>CC</sub> = 1.65 V		2		
le.		V <sub>CC</sub> = 2.3 V		6		
UCL	Low-level output current	$V_{CC} = 2.7 V$		8	mA	
		$V_{CC} = 3 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



PAR	AMETER	TEST CO	NDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2	2			
Vон	I <sub>OH</sub> = -2 mA	1.65 V	1.2						
	I <sub>OH</sub> = -4 mA	2.3 V	1.9						
	lau - 6 mA	2.3 V	1.7			V			
	I <sub>OH</sub> = -6 mA	3 V	2.4						
		I <sub>OH</sub> = -8 mA		2.7 V	2				
		I <sub>OH</sub> = -12 mA	3 V	2					
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 2 mA		1.65 V			0.45		
		I <sub>OL</sub> = 4 mA	2.3 V			0.4			
VOL			2.3 V			0.55	V		
	I <sub>OL</sub> = 6 mA		3 V			0.55			
	I <sub>OL</sub> = 8 mA	2.7 V			0.6				
		I <sub>OL</sub> = 12 mA	3 V			0.8			
I <sub>I</sub>		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V <sub>I</sub> = 0.58 V	1.65 V	25			μΑ		
		V <sub>I</sub> = 1.07 V	1.65 V	-25					
		V <sub>I</sub> = 0.7 V	2.3 V	45					
ll(hold)		V <sub>I</sub> = 1.7 V	2.3 V	-45					
		V <sub>I</sub> = 0.8 V		3 V	75				
		V <sub>I</sub> = 2 V		3 V	-75				
		$V_{I} = 0$ to 3.6 V <sup>‡</sup>		3.6 V			±500		
I <sub>OZ</sub>		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
<u></u>	Control inputs			3.3 V		5.5		рЕ	
C <sub>i</sub>	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V		6		pF	
Co	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		8		pF	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.



# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V <sub>CC</sub> =	$V_{CC} = 1.8 V$ $V_{CC} = 2.5 V$ $\pm 0.2 V$		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency				†		150		150		150	MHz
	t <sub>w</sub> Pulse duration	LE low		†		3.3		3.3		3.3		
١w		CLK high or low	n or low			3.3		3.3		3.3		ns
		Data before CLK↑		†		1.4		1.7		1.5		
t <sub>su</sub>	Setup time		CLK high	†		1.2		1.6		1.3		ns
	Data	Data before LE↑	CLK low	†		1.4		1.5		1.2		
		Data after CLK↑		†		0.9		0.8		0.9		
t <sub>h</sub> Hold time	Data after LE↑	CLK high or low	†		1.2		1.1		1.1		ns	

<sup>†</sup> This information was not available at the time of publication.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V	
			MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			†		150		150		150		MHz
	A			†	1	3.9		4.5	1.1	3.9	
<sup>t</sup> pd	LE	Y		†	1	5		6	1.3	5	ns
	CLK			†	1	4.9		5.4	1	4.9	
t <sub>en</sub>	OE	Ý		†	1	5.4		6.4	1.1	5.4	ns
<sup>t</sup> dis	ŌE	Y		†	1	5		5.1	1.7	5	ns


<sup>†</sup> This information was not available at the time of publication.

### operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		PARAMETER TEST CONDITIONS				V <sub>CC</sub> = 3.3 V	UNIT
			ТҮР	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C <sub>1</sub> = 0. f = 10 MHz	†	32	37	рF
C <sub>pd</sub>	capacitance	Outputs disabled	$C_L = 0$ , $f = 10 \text{ MHz}$	†	7	11.5	рг

<sup>†</sup> This information was not available at the time of publication.





NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



### SN74ALVCH162334 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES120F - JULY 1997 - REVISED JUNE 1999




NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.

D. The outputs are measured one at a time with one transition per measurement.


- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tPLH and tPHL are the same as tpd.





### SN74ALVCH162334 **16-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES120F - JULY 1997 - REVISED JUNE 1999



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated