SCES125D - FEBRUARY 1998 - REVISED FEBRUARY 1999

- Member of the Texas Instruments
 Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Ideal for Use in PC100 Register DIMM Revision 1.1
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 18-bit universal bus driver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

Data flow from A to Y is controlled by the output-enable (OE) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVC16835 is characterized for operation from –40°C to 85°C.


DGG, DGV, OR DL PACKAGE (TOP VIEW)

NC [1	O 5	6	GND
NC [2	5	5	NC
Y1 [3	5	4	A1
GND [4	5	3	GND
Y2 [5	5	2] A2
Y3 [6	5	1 [] A3
V _{CC} [7	5	0]V _{CC}
Y4 [8	4	9] A4
Y5 [9	4	8] A5
Y6 [10	4	7] A6
GND [11	4	6]GND
Y7 [12	4	5	A7
Y8 [13	4	4	A8
Y9 [14	4:	3	A9
Y10 [15	4:	2	A10
Y11 [16	4	1	A11
Y12 [17	4	0	A12
GND [18	3	9] GND
Y13 [19	3	8	A13
Y14 [20	3	7	A14
Y15 [21	3	6	A15
V _{CC} [22	3	5	V _{CC}
Y16 [23	3	4	A16
Y17 [24	3	3	A17
GND [25	3:	2	GND
Y18	26	3	1	A18
OE [27	3	0]CLK
LE [28	2	9]GND

NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






FUNCTION TABLE

	INPUTS					
OE	LE	CLK	Α	Y		
Н	Χ	Х	Χ	Z		
L	Н	Χ	L	L		
L	Н	X	Н	Н		
L	L	\uparrow	L	L		
L	L	\uparrow	Н	Н		
L	L	L or H	Χ	Y ₀ †		

[†] Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low


logic symbol‡



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)		–0.5 V to 4.6 V
Output voltage range, V _O (see Notes 1 and 2)		V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		–50 mA
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Continuous output current, IO		±50 mA
Continuous current through each V _{CC} or GND		±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	: DGG package	81°C/W
	DGV package	86°C/W
	DL package	74°C/W
Storage temperature range, T _{sto}		. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74ALVC16835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES125D - FEBRUARY 1998 - REVISED FEBRUARY 1999

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
٧ _I	Input voltage		0	VCC	V
٧o	Output voltage		0	Vcc	V
	L Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	V _{CC} = 1.65 V		-4	
la		V _{CC} = 2.3 V		-12	mA
ІОН		$V_{CC} = 2.7 \text{ V}$		-12	IIIA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
lo.	Low level output ourrest	V _{CC} = 2.3 V		12	mA
IOL	Low-level output current	V _{CC} = 2.7 V		12	IIIA
	V _{CC} = 3 V			24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	2		
		$I_{OH} = -4 \text{ mA}$	OH = -4 mA					
		$I_{OH} = -6 \text{ mA}$		2.3 V	2			
Vон				2.3 V	1.7			V
		$I_{OH} = -12 \text{ mA}$		2.7 V	2.2			
				3 V	2.4			
		$I_{OH} = -24 \text{ mA}$		3 V	2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		$I_{OL} = 4 \text{ mA}$	1.65 V			0.45		
\/o.		$I_{OL} = 6 \text{ mA}$	2.3 V			0.4	V	
VOL		I _{OL} = 12 mA	2.3 V			0.7	V	
		10L = 12111A	2.7 V			0.4		
		$I_{OL} = 24 \text{ mA}$		3 V			0.55	
ТĮ		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	Vi. Vi or CND		3.3 V		3.5		nE.
<u> </u>	Data inputs	VI = VCC or GND		3.3 V	5			pF
Co	Outputs	$V_O = V_{CC}$ or GND		3.3 V		7	·	pF

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				V _{CC} =	1.8 V	V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} =		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency				‡		150		150		150	MHz
	t Dules dunsties	LE high		‡		3.3		3.3		3.3		no
t _W	Pulse duration	CLK high or low		‡		3.3		3.3		3.3		ns
	Data before CLK↑ t _{su} Setup time	Data before CLK↑		‡		2.2		2.1		1.7		
t _{su}		CLK high	‡		1.9		1.6		1.5		ns	
		Data before LE↓	CLK low	‡		1.3		1.1		1		
		Data after CLK↑		‡		0.6		0.6		0.7		
t _h Hold time	Data after LE↓	CLK high or low	‡		1.4		1.7		1.4		ns	

[‡] This information was not available at the time of publication.

SN74ALVC16835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES125D - FEBRUARY 1998 - REVISED FEBRUARY 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	1.8 V	V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(IIVFOT)	(OUTFUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		150		150		150		MHz
	А			†	1	4.2		4.2	1	3.6	
t _{pd}	LE	Y		†	1.3	5		4.9	1.3	4.2	ns
F-2	CLK			†	1.4	5.5		5.2	1.4	4.5	
t _{en}	ŌĒ	Y		†	1.4	5.5		5.6	1.1	4.6	ns
^t dis	ŌĒ	Y		†	1	4.5		4.3	1.3	3.9	ns

[†] This information was not available at the time of publication.

switching characteristics from 0° C to 85° C, $C_L = 0$ pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1	3.3 V 5 V	UNIT
	(INPO1)	(6611 61)	MIN	MAX	
, .t	A	Υ	0.9	2	no
^t pd '	CLK	Υ	1.5	2.9	ns

[†] Texas Instruments SPICE simulation data

switching characteristics from 0° C to 65° C, $C_L = 50$ pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1	3.3 V 5 V	UNIT
	(INPO1)	(6611 61)	MIN	MAX	
t _{pd}	А	Υ	1	4	no
	CLK	Y	1.7	4.5	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
	PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	ONIT
<u> </u>	Power dissipation	Outputs enabled	C ₁ = 0. f = 10 MHz	†	26	31	ρF
Cpd	capacitance	Outputs disabled	$C_L = 0$, $f = 10 \text{ MHz}$	†	12	14	þг


[†] This information was not available at the time of publication.



SCES125D - FEBRUARY 1998 - REVISED FEBRUARY 1999

ENABLE AND DISABLE TIMES

PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.


PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.

ENABLE AND DISABLE TIMES

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.

PROPAGATION DELAY TIMES


- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES125D - FEBRUARY 1998 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS




Figure 4. IV Characteristics - Pullup




Figure 5. IV Characteristics - Pulldown



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated