
SCES166H - DECEMBER 1998 - REVISED JUNE 2000

- Member of the Texas Instruments
   Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class I
- Packaged in Thin Shrink Small-Outline Package

#### description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC<sup>TM</sup>) Circuitry Technology and Applications, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 22-bit flip-flop is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The 22 flip-flops of the SN74AVC16722 are edge-triggered D-type flip-flops with clock-enable (CLKEN) input. On the positive transition of the clock (CLK) input, the device stores data into the flip-flops if CLKEN is low. If CLKEN is high, no data is stored.

A buffered output-enable ( $\overline{OE}$ ) input places the 22 outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.  $\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

TEXAS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PIC, and Widebus are trademarks of Texas Instruments.



SCES166H - DECEMBER 1998 - REVISED JUNE 2000

#### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16722 is characterized for operation from -40°C to 85°C.

#### terminal assignments

D	DGG PACKAGE (TOP VIEW)								
OE [	<u>_</u>	U	64	H	CLK				
Q1 [	1 2		64 63	K	CLK D1				
Q2[	3		62	K	D2				
GND [			61	K	GND				
Q3 [	5		60	K	D3				
Q4 [	6		59	K	D4				
V <sub>CC</sub> [	7		58	fi	V <sub>CC</sub>				
Q5 [	8		57	ħ	D5				
Q6[			56	Б	D6				
Q7 [			55	6	D7				
GND[	11		54	6	GND				
Q8[	12		53	þ	D8				
Q9 [	13		52		D9				
Q10[	14		51	þ	D10				
Q11 [	15		50	þ	D11				
Q12[	16		49	þ	D12				
Q13	17		48	0	D13				
GND [	18		47	0	GND				
Q14	19		46	0	D14				
Q15	20		45	P	D15				
Q16	21		44	Į	D16				
Vcc	22		43	Į	$V_{CC}$				
Q17	23		42	Į	D17				
Q18	24		41	Į	D18				
GND [	25		40	F	GND				
Q19[	26		39	K	D19				
Q20 [	27		38	K	D20				
Vcc	28		37	K	V <sub>CC</sub>				
Q21 [	29		36	K	D21				
Q22 [	30		35	K	D22				
GND [	31 32		34 33	K	GND CLKEN				
INC [	ےد ر		JJ	Ц	CLVEIN				


NC - No internal connection



### FUNCTION TABLE (each flip-flop)

	INPU		OUTPUT	
OE	CLKEN	CLK	D	Q
L	Н	Х	Χ	Q <sub>0</sub>
L	L	$\uparrow$	Н	Н
L	L	$\uparrow$	L	L
L	L	L or H	Χ	Q <sub>0</sub>
Н	X	X	Χ	Z

#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	55°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



### SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

SCES166H - DECEMBER 1998 - REVISED JUNE 2000

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
\/	Cumhusaltaga	Operating	1.4	3.6	V	
Vcc	Supply voltage	Data retention only	1.4 1.2 VCC 0.65 × VCC 0.65 × VCC 1.7 2 0.3 0.3		V	
		V <sub>CC</sub> = 1.2 V	Vcc			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V <sub>CC</sub>			
VIH	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2	1.4 3.6  1.2  VCC  55 × VCC  1.7  2  GND  0.35 × VCC  0.7  0.8  0 3.6  0 VCC		
		V <sub>CC</sub> = 1.2 V		GND		
	Low-level input voltage	$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$		
VIL		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V	
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7		
		V <sub>CC</sub> = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
Vo	Output voltage	Active state	0	VCC	V	
VO	Output voltage	3-state	0	3.6	V	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2		
1000	Static high-level output current <sup>†</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4	mA	
lons	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	IIIA	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		*VCC 1.7 2 GND 0.35 × VCC 0.35 × VCC 0.7 0.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
	Static low-level output current <sup>†</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	^	
lors	Static low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	mA	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

<sup>†</sup> Dynamic drive capability is equivalent to standard outputs with I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OHS</sub> = -100 μA		1.4 V to 3.6 V	V <sub>CC</sub> -0.2				
	$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05	-				
Vон	Voн	$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2.3				
		I <sub>OLS</sub> = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	$V_{IL} = 0.49 V$	1.4 V			0.4		
VOL	VoL	$I_{OLS} = 4 \text{ mA},$	V <sub>IL</sub> = 0.57 V	1.65 V			0.45	V	
		$I_{OLS} = 8 \text{ mA},$	V <sub>IL</sub> = 0.7 V	2.3 V			0.55		
		$I_{OLS} = 12 \text{ mA},$	V <sub>IL</sub> = 0.8 V	3 V		-	0.7		
Ц		$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ	
loff		V <sub>I</sub> or V <sub>O</sub> = 3.6 V		0			±10	μΑ	
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ	
	Control inputs			2.5 V		4			
Ci	Control inputs	\\\ \\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		3.3 V		4		nE	
	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		2.5 V		2		pF	
				3.3 V		2			
	Outputo	Vo – Voo or CND	Ty y ave			6.5			
Co	Outputs	$V_O = V_{CC}$ or GND		3.3 V		6		pF	

<sup>†</sup> Typical values are measured at  $T_A = 25$ °C.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V <sub>CC</sub> = 1.2 V		1.2 V			V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency							80		140		175	MHz
t <sub>W</sub>	Pulse durati	Pulse duration, CLK high or low					6.2		3.5		2.8		ns
	t <sub>SU</sub> Setup time	Data before CLK↑	12.8		8.3		5.7		3.5		2.5		no
<sup>t</sup> su		Setup time	CLKEN before CLK↑	3.5		2		1.6		1.4		1.4	
4.	I lold time	Data after CLK↑	0		0		0		0		0		
th	Hold time	CLKEN after CLK↑	2.1		1.6		1.3		1.2		1.2		ns

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> =	1.5 V 1 V	V <sub>CC</sub> =		V <sub>CC</sub> =		V <sub>CC</sub> =		UNIT
	(INFOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>							80		140		175	MHz
<sup>t</sup> pd	CLK	Q	7.7	1.5	6.3	1.5	5.4	1	3.3	0.7	2.6	ns
t <sub>en</sub>	ŌĒ	Q	11.2	2.5	10.6	2.4	9.5	1.8	6	1.4	4.3	ns
t <sub>dis</sub>	ŌĒ	Q	6.8	1.9	7.2	1.9	7	1.2	3.6	1.2	3.4	ns





SCES166H - DECEMBER 1998 - REVISED JUNE 2000


#### operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT		
	FARAMETER		TEST CONDITIONS	TYP	TYP	TYP	ONT	
<u> </u>	Power dissipation Outputs enabled		Cı = 0. f = 10 MHz	88	98	110	»E	
Cpd		Outputs disabled	$C_L = 0$ , $f = 10 MHz$	60	64	79	pF	

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2 \text{ V}$ AND 1.5 V $\pm$ 0.1 V







**TEST** 

tpd

tPLZ/tPZL

tPHZ/tPZH

**S**1

Open

 $\mathbf{2} \times \mathbf{V_{CC}}$ 

**GND** 

VCC

V<sub>OH</sub> – 0.1 V

- 0 V

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

V<sub>CC</sub>/2

- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega}$  = 50  $\Omega$ ,  $t_r \leq$  2 ns,  $t_f \leq$  2 ns.

Waveform 2


(see Note B)

S1 at GND

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$





- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z  $_{\mbox{\scriptsize O}}$  = 50  $\Omega,$   $t_{\mbox{\scriptsize f}}$   $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpZL and tpZH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.


Figure 3. Load Circuit and Voltage Waveforms





## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$












**PROPAGATION DELAY TIMES** 



**ENABLE AND DISABLE TIMES** 


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq 2 \ ns$ ,  $t_f \leq 2 \ ns$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 5. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated