
- Member of the Texas Instruments
   Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

#### description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC<sup>TM</sup>) Circuitry Technology and Applications, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 16-bit bus transceiver and register is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74AVC16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 2 illustrates the four fundamental bus-management functions that can be performed with the SN74AVC16646.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PIC, and Widebus are trademarks of Texas Instruments.



#### description (continued)

The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16646 is characterized for operation from -40°C to 85°C.

#### terminal assignments

#### DGG OR DGV PACKAGE (TOP VIEW) 56 1 10E 1DIR **∏** 1 1CLKAB 2 55 1 1CLKBA 1SAB [] 3 54 🛮 1SBA GND [] 4 53 | GND 1A1 **∏** 5 52**∏** 1B1 51 ] 1B2 1A2 **[**] 6 V<sub>CC</sub> [] 7 50 V<sub>CC</sub> 1A3 **∏** 8 49 1B3 1A4 **∏** 9 48**∏** 1B4 47 1 1B5 1A5 **∏** 10 GND **1** 11 46 **∏** GND 1A6 [] 12 45 1B6 1A7 **∏** 13 44 **1** 1B7 1A8 **∏** 14 43**∏** 1B8 2A1 15 42 1 2B1 41 1 2B2 2A2 [] 16 40 **1** 2B3 2A3 **∏** 17 GND [ 18 39 | GND 38 2B4 2A4 [] 19 37 2B5 2A5 **1** 20 2A6 🛮 21 36 **1** 2B6 35 V<sub>CC</sub> V<sub>CC</sub> [] 22 2A7 🛮 23 34 **1** 2B7 2A8 🛮 24 33 2B8 GND **1** 25 32 | GND 2SAB [] 26 31 1 2SBA 2CLKAB [] 27 30 2CLKBA 28 29 20E 2DIR [



# SN74AVC16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCES181F - DECEMBER 1998 - REVISED APRIL 2000

#### **FUNCTION TABLE** (each 8-bit transceiver/register)

	INPUTS					DATA	\ I/Os	OPERATION OR FUNCTION	
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION	
Х	Χ	1	Х	Х	Χ	Input	Unspecified <sup>†</sup>	Store A, B unspecified†	
X	Χ	Χ	1	Χ	Χ	Unspecified†	Input	Store B, A unspecified†	
Н	Х	1	1	Χ	Χ	Input	Input	Store A and B data	
Н	Χ	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage	
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus	
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus	
L	Н	Х	Х	L	Χ	Input	Output	Real-time A data to B bus	
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus	

<sup>†</sup>The data-output functions may be enabled or disabled by various signals at  $\overline{\text{OE}}$  and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.





Figure 2. Bus-Management Functions




### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



### SN74AVC16646 **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS SCES181F - DECEMBER 1998 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, V <sub>CC</sub>
or power-off state, V <sub>O</sub> (see Note 1)
or low state, $V_O$ (see Notes 1 and 2)
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)
Continuous output current, I $_{\rm O}$
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package
Storage temperature range, T <sub>stg</sub> –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

### SN74AVC16646 **16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS**

SCES181F - DECEMBER 1998 - REVISED APRIL 2000

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT			
Vcc	Supply voltage	Operating	1.2	3.6	V			
		V <sub>CC</sub> = 1.2 V	VCC					
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V <sub>CC</sub>					
$V_{IH}$	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7					
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2					
		V <sub>CC</sub> = 1.2 V		GND				
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$				
$V_{IL}$	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7				
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.8				
٧ <sub>I</sub>	Input voltage		0	3.6	V			
V <sub>O</sub>	Output voltage	Active state	0	VCC	V			
٧٥	Output voltage	3-state	0	3.6	v			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2				
lous	Static high-level output current <sup>†</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4				
IOHS	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-12				
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2				
lovo	Static low-level output current†	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	mA			
lols	Static low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> = 2.3 V to 2.7 V					
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12				
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 1.4 \text{ V to } 3.6 \text{ V}$		5	ns/V			
T <sub>A</sub>	Operating free-air temperature		-40	85	°C			

<sup>†</sup> Dynamic drive capability is equivalent to standard outputs with I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report,

Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### SN74AVC16646 **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS SCES181F - DECEMBER 1998 - REVISED APRIL 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	VCC	MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OHS</sub> = -100 μA	I <sub>OHS</sub> = -100 μA		V <sub>CC</sub> -0.2				
[		$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05				
VOH		$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2.3				
		I <sub>OLS</sub> = 100 μA		1.2 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	$V_{IL} = 0.49 V$	1.4 V			0.4		
VOL		IOLS = 4  mA,	V <sub>IL</sub> = 0.57 V	1.65 V			0.45	V	
		IOLS = 8 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.55		
		$I_{OLS} = 12 \text{ mA},$	V <sub>IL</sub> = 0.8 V	3 V			0.7		
II	Control inputs	$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ	
l <sub>off</sub>		$V_I$ or $V_O = 3.6 V$		0			±10	μΑ	
l <sub>OZ</sub> ‡		$V_O = V_{CC}$ or GND,	$V_I = V_{CC}$	3.6 V			±12.5	μΑ	
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ	
	CLK inpute			2.5 V		3			
C <sub>i</sub>	CLK inputs	\\\\ - \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V <sub>I</sub> = V <sub>CC</sub> or GND			3		pF	
	Control inputs	AL = ACC OLGIAD				3.5			
	Control inputs			3.3 V		3.5			
C <sub>io</sub>	A or B ports	Vo = Voo or GND		2.5 V		8		ηF	
010	A of B boils	AQ = ACC OLGIND	$V_O = V_{CC}$ or GND			8		pF	

<sup>†</sup> Typical values are measured at  $T_A = 25$ °C.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 3 through 6)

			v <sub>CC</sub> =	1.2 V	V <sub>CC</sub> =	1.5 V 1 V	V <sub>CC</sub> =		V <sub>CC</sub> =		V <sub>CC</sub> =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency							150		250		350	MHz
t <sub>W</sub>	Pulse duration	CLKAB or CLKBA high or low					3.3		2		1.4		ns
t <sub>su</sub>	Setup time	A before CLKAB↑ or B before CLKBA↑	2.1		1.6		1.2		0.9		0.8		ns
t <sub>h</sub>	Hold time	A after CLKAB↑ or B after CLKBA↑	1.3		1		0.8	·	0.6		0.6		ns

<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

### SN74AVC16646 **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS SCES181F - DECEMBER 1998 - REVISED APRIL 2000


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 3 through 6)

PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>						150		250		350		MHz
	A or B	B or A	4.2	1.6	4.8	1.5	4.3	1.2	3.1	0.9	2.6	
<sup>t</sup> pd	CLKAB or CLKBA	A or B	5.9	2.2	7.4	1.9	6.1	1.3	4	1	3.3	ns
	SAB or SBA		8.2	2.6	10	2.4	6.3	1.8	5.1	1.5	4	
t <sub>en</sub>	ŌĒ	A or B	6.5	2.2	8	1.9	7	1.4	4.6	1.1	4	ns
<sup>t</sup> dis	ŌĒ	A or B	6.7	2.6	8	2.6	7.2	1.4	4.3	1.4	4.2	ns
t <sub>en</sub>	DIR	A or B	6.9	2.2	8.7	1.9	7.4	1.4	5	1.1	4.3	ns
<sup>t</sup> dis	DIR	A or B	7.5	2.6	8.7	2.6	7.6	1.4	4.5	1.4	4.3	ns

### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT		
	FARAMETER	TEST CONDITIONS	TYP	TYP	TYP	ONII		
C .	Dower dissinction especitores	Outputs enabled	Cı = 0. f = 10 MHz	62	73	120	pF	
Cpd	Power dissipation capacitance	Outputs disabled	$C_L = 0$ , $f = 10 \text{ MHz}$	25	29	34	þΓ	

## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 1.2 V AND 1.5 V $\pm$ 0.1 V




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z  $_{\mbox{\scriptsize O}}$  = 50  $\Omega,$   $t_{\mbox{\scriptsize f}}$   $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.

Figure 6. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated