
SCES183G - DECEMBER 1998 - REVISED JUNE 2000

- Member of the Texas Instruments
   Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Ideal for Use in PC133 Registered DIMM Applications
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

#### description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 18-bit universal bus driver is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

Data flow from A to Y is controlled by the output-enable  $(\overline{OE})$  input. The device operates in the transparent mode when the latch-enable  $(\overline{LE})$  input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If  $\overline{LE}$  is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PIC, and Widebus are trademarks of Texas Instruments.



## SN74AVC16834 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES183G - DECEMBER 1998 - REVISED JUNE 2000

#### description (continued)

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16834 is characterized for operation from -40°C to 85°C.

#### terminal assignments

# DGG OR DGV PACKAGE (TOP VIEW)



NC - No internal connection




#### **FUNCTION TABLE** (each universal bus driver)

	INP	OUTPUT			
OE	LE	CLK	Α	Y	
Н	Х	Х	Х	Z	
L	L	Χ	L	L	
L	L	X	Н	Н	
L	Н	$\uparrow$	L	L	
L	Н	$\uparrow$	Н	Н	
L	Н	Н	Χ	Y <sub>0</sub> †	
L	Н	L	Χ	Y <sub>0</sub> ‡	

<sup>†</sup>Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes high

## logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



<sup>‡</sup> Output level before the indicated steady-state input conditions were established

SCES183G - DECEMBER 1998 - REVISED JUNE 2000

#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V	0
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	
DGV package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



# SN74AVC16834 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES183G - DECEMBER 1998 - REVISED JUNE 2000

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT				
\/	Supply voltage	Operating	1.4	3.6	V				
∨CC	Supply voltage	Data retention only	1.2		V				
		V <sub>CC</sub> = 1.2 V	Vcc						
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V <sub>CC</sub>						
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		V				
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7						
	H High-level input voltage  Low-level input voltage  Input voltage  Output voltage	V <sub>CC</sub> = 3 V to 3.6 V	2						
		V <sub>CC</sub> = 1.2 V		GND					
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$					
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	V				
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7					
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.8					
٧ı	Input voltage		0	3.6	V				
-	Output valtage	Active state	0	VCC	V				
VO	Output voltage	3-state	0	3.6	V				
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2					
lavia	Static high level output ourrant <sup>†</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4					
IOHS	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA				
		V <sub>CC</sub> = 3 V to 3.6 V		-12					
		V <sub>CC</sub> = 1.4 V to 1.6 V		2					
lovo	Static low-level output current <sup>†</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	m ^				
lols	Static low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	mA				
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12					
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 1.4 \text{ V to } 3.6 \text{ V}$		5	ns/V				
TA	Operating free-air temperature		-40	85	°C				

<sup>†</sup> Dynamic drive capability is equivalent to standard outputs with  $I_{OH}$  and  $I_{OL}$  of  $\pm 24$  mA at 2.5-V  $V_{CC}$ . See Figure 1 for  $V_{OL}$  vs  $I_{OH}$  and  $I_{OH}$  vs  $I_{OH}$  characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and

Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74AVC16834 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES183G - DECEMBER 1998 - REVISED JUNE 2000

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OHS</sub> = -100 μA		1.4 V to 3.6 V	V <sub>CC</sub> -0.:	2			
		$I_{OHS} = -2 \text{ mA},$	1.4 V to 3.6 V V <sub>CC</sub> -0.2  1.4 V to 3.6 V 1.2  1.5 1.2  1.5 1.5 1.7 1.7 1.7 1.7 1.7 1.7 1.7 1.7 1.7 1.7						
Vон		$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2.3				
		I <sub>OLS</sub> = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	$V_{IL} = 0.49 V$	1.4 V			0.4		
VOL		$I_{OLS} = 4 \text{ mA},$	$V_{IL} = 0.57 V$	1.65 V			0.45	V	
		$I_{OLS} = 8 \text{ mA},$	$V_{IL} = 0.7 V$	2.3 V			0.55		
		$I_{OLS} = 12 \text{ mA},$	V <sub>IL</sub> = 0.8 V	3 V			0.7		
П		$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ	
I <sub>off</sub>		$V_I$ or $V_O = 3.6 V$		0			±10	μΑ	
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ	
	CLK input	VI = Voc or GND		2.5 V		4			
	CLK Input	AL = ACC OLGIAD		3.3 V		4			
C.	Control inputs	VI – Voo or CND		2.5 V		4		nE.	
l Ci	Control inputs	VI = VCC or GND		3.3 V		4		pF	
	Data langua	V V		2.5 V		2.5		[	
Ci	Data inputs	AI = ACC OL GIAD		3.3 V		2.5			
	Outputs	V- V or CND		2.5 V		6.5		pF	
Co	σαιραίδ	AO = ACC OLGIAD		3.3 V		6.5		PΓ	

<sup>†</sup> Typical values are measured at  $T_A = 25$ °C.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

				VCC = 1.2 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
						MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock free	quency							150		150		150	MHz	
+	Pulse	LE low						3.3		3.3		3.3		ns	
t <sub>W</sub> d	duration	CLK high or lo	OW					3.3		3.3		3.3			
	Setup time	Data before CLK↑		1		0.9		0.7		0.7		0.7			
t <sub>su</sub>			Data	CLK high	1.6		1.5		1		1		1		ns
		before LE↑	CLK low	3.1		1.7		1.3		1		1			
		Data after CL	K↑	1.5		1.3		1		0.9		0.9			
<sup>t</sup> h	Hold time	Data after LE↑	CLK high	2.5		2		1.8		1.5		1.4		ns	
		Data after LE↑	CLK low	2		1.7		1.5		1.3		1.3			



# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM TO (INPUT)		V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFO1)	(001-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>						150		150		150		MHz
	Α	Y	5.3	1.2	6.2	1.5	4.9	1	3.2	0.9	2.5	
t <sub>pd</sub>	LE		7	2.2	9.7	1.8	7.5	1.5	4.9	0.8	4	ns
	CLK	1	6	1.9	7.8	1.6	6	1.1	3.7	1	3.1	
t <sub>en</sub>	ŌĒ	Y	7.9	2.4	10.2	1.6	8.8	1.5	6.7	1	6.2	ns
<sup>t</sup> dis	ŌĒ	Y	7.7	2.1	10.3	1.5	8.4	1.2	5.3	1	5.3	ns

## switching characteristics, $T_A$ = 0°C to 85°C, $C_L$ = 0 pF $^\dagger$


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1	UNIT	
	(INFOT)	(0011-01)	MIN	MAX	
	A	V	0.6	1.3	
<sup>t</sup> pd	CLK	٢	0.7	1.5	ns

<sup>†</sup> Texas Instruments SPICE simulation data

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST C	T CONDITIONS $V_{CC} = 1.8 \text{ V}$ $V_{CC} = 2.5 \text{ V}$		V <sub>CC</sub> = 2.5 V	VCC = 3.3 V	UNIT
	PARAIVIETER		IESI C	ONDITIONS	TYP	TYP	TYP	
<u> </u>	Power dissipation	Outputs enabled	C. – 0	f = 10 MHz	45	48	52	pF
Cbq	capacitance	Outputs disabled	$C_L = 0$ , $f = 10 \text{ MHz}$	23	25	28	1 pr	

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 1.2 V AND 1.5 V $\pm$ 0.1 V




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



**ENABLE AND DISABLE TIMES** 

### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 V \pm 0.15 V$



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.

PROPAGATION DELAY TIMES


- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.


Figure 3. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

Input







V<sub>CC</sub>/2

**VCC** 


0 V

V<sub>CC</sub>/2





**ENABLE AND DISABLE TIMES** 



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 V \pm 0.3 V$



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq 2 \ ns$ ,  $t_f \leq 2 \ ns$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated