GND [

- Ioff Feature Supports Partial-Power-Down **Mode Operation**
- **Supports 5-V V_{CC} Operation**
- **Package Options Include Plastic** Small-Outline Transistor (DBV, DCK) **Packages**

DBV OR DCK PACKAGE (TOP VIEW) CLK

description

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V V_{CC} operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN74LVC1G79 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

| INPU | JTS | OUTPUT |
|------------|-----|----------------|
| CLK | D | Q |
| \uparrow | Н | Н |
| 1 | L | L |
| L | Χ | Q ₀ |

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCES220C - APRIL 1999 - REVISED FEBRUARY 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 6.5 V |
|--|----------------------------------|
| Input voltage range, V _I (see Note 1) | 0.5 V to 6.5 V |
| Output voltage range, VO (see Notes 1 and 2) | 0.5 V to V _{CC} + 0.5 V |
| Input clamp current, I_{IK} ($V_I < 0$) | |
| Output clamp current, I _{OK} (V _O < 0) | |
| Continuous output current, IO | ±50 mA |
| Continuous current through V _{CC} or GND | ±100 mA |
| Package thermal impedance, θ_{JA} (see Note 3): DBV package | 347°C/W |
| DCK package | 389°C/W |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of $V_{\hbox{\footnotesize{CC}}}$ is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SCES220C - APRIL 1999 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

| | | | MIN | MAX | UNIT |
|---------------------|------------------------------------|--|---|------------------------|------|
| V | Cumply voltage | Operating | 1.65 | 5.5 | V |
| VCC | Supply voltage | Data retention only | 1.5 | | V |
| | | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | | |
| \ <i>\</i> | High level input voltege | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7 | | V |
| VIH | High-level input voltage | $V_{CC} = 3 V \text{ to } 3.6 V$ | 2 | | V |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | $0.7 \times V_{CC}$ | | |
| | | V _{CC} = 1.65 V to 1.95 V | | 0.35 × V _{CC} | |
| ١/ | Low level input valtage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 0.7 | V |
| VIL | Low-level input voltage | V _{CC} = 3 V to 3.6 V | | 0.8 | V |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | 0.3 × V _{CC} | |
| ٧ı | Input voltage | • | 0 | 5.5 | V |
| ٧o | Output voltage | | 0 | VCC | V |
| | | V _{CC} = 1.65 V | | -4 | |
| | High-level output current | V _{CC} = 2.3 V | | -8 | |
| loh | | V 2V | | -16 | mA |
| | | VCC = 3 V | | -24 | |
| | | V _{CC} = 4.5 V | 1.5 0.65 × V _{CC} 1.7 2 0.7 × V _{CC} 0.35 × V _C 0.7 0.8 0.3 × V _C 0 | -32 | |
| | | V _{CC} = 1.65 V | | 4 | |
| | | V _{CC} = 2.3 V | | 8 | |
| loL | Low-level output current | V 2V | | 16 | mA |
| | | VCC = 3 V | | 24 | |
| | | V _{CC} = 4.5 V | | 32 | |
| | | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ | | 20 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | ns/V | |
| | | V _{CC} = 5 V ± 0.5 V | | 5 | |
| TA | Operating free-air temperature | · | -40 | 85 | °C |

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES220C - APRIL 1999 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | VCC | MIN | TYPŤ | MAX | UNIT |
|------------------------|--|-----------------|----------------------|------|------|------|
| | I _{OH} = -100 μA | 1.65 V to 5.5 V | V _{CC} -0.1 | | | |
| | $I_{OH} = -4 \text{ mA}$ | 1.65 V | 1.2 | | | |
| | $I_{OH} = -8 \text{ mA}$ | 2.3 V | 1.9 | | | ., |
| VOH | $I_{OH} = -16 \text{ mA}$ | 2.4 | 2.4 | | | V |
| | $I_{OH} = -24 \text{ mA}$ | 3 V | 2.3 | | | |
| | $I_{OH} = -32 \text{ mA}$ | 4.5 V | 3.8 | | | |
| | I _{OL} = 100 μA | 1.65 V to 5.5 V | | | 0.1 | |
| | I _{OL} = 4 mA | 1.65 V | | | 0.45 | |
| l ., | $I_{OL} = 8 \text{ mA}$ | 2.3 V | | | 0.3 | ., |
| VOL | $I_{OL} = 16 \text{ mA}$ | 2.,, | | | 0.4 | V |
| | $I_{OL} = 24 \text{ mA}$ | 3 V | | | 0.55 | |
| | I _{OL} = 32 mA | 4.5 V | | | 0.55 | |
| I _I D input | V _I = 5.5 V or GND | 0 to 5.5 V | | | ±10 | μΑ |
| l _{off} | $V_I \text{ or } V_O = 5.5 \text{ V}$ | 0 | | | ±10 | μΑ |
| Icc | $V_I = 5.5 \text{ V or GND}, \qquad I_O = 0$ | 1.65 V to 5.5 V | | | 20 | μΑ |
| ΔlCC | One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND | 3 V to 5.5 V | | | 500 | μΑ |
| Ci | $V_I = V_{CC}$ or GND | 0 | | | | pF |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

| | | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
|----------------|----------------------------------|-----------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| fclock | Clock frequency | | | | | | | | | | MHz |
| t _W | Pulse duration, CLK high or low | | | | | | | | | | ns |
| | Output the hater OLKA | Data high | | | | | | | | | no |
| tsu | Setup time before CLK↑ Data low | | | | | | | | | | ns |
| t _h | Hold time, data after CLK↑ | | | · | | · | | · | | · | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
|------------------|-----------------|----------------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | | | | | | | | | ns |
| ^t pd | CLK | Q | | | | | | | | | ns |


operating characteristics, T_A = 25°C

| Ī | | PARAMETER | TEST CONDITIONS | V _{CC} = 1.8 V | V _{CC} = 2.5 V | V _{CC} = 3.3 V | V _{CC} = 5 V | UNIT | |
|---|-----------------|-------------------------------|-----------------|-------------------------|-------------------------|-------------------------|-----------------------|------|--|
| Į | | FARAIMETER | TEST CONDITIONS | TYP | TYP | TYP | TYP | UNIT | |
| | C _{pd} | Power dissipation capacitance | f = 10 MHz | | | | | pF | |



ENABLE AND DISABLE TIMES

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , $t_{f} \leq$ 2 ns, $t_{f} \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.


PROPAGATION DELAY TIMES


- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$






V_{CC}/2


Input


VCC

0 V

V_{CC}/2







PROPAGATION DELAY TIMES

NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2 ns, $t_{f} \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



SCES220C - APRIL 1999 - REVISED FEBRUARY 2000

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 5 V \pm 0.5 V$ O 11 V O Open 500 Ω From Output **TEST** S1 **GND Under Test** tPLH/tPHL Open $C_L = 50 pF$ tPLZ/tPZL 11 V 500 Ω (see Note A) tPHZ/tPZH GND LOAD CIRCUIT **VCC Timing Input** V_{CC}/2 0 V tsu **VCC VCC** V_{CC}/2 V_{CC}/2 Input V_{CC}/2 V_{CC}/2 **Data Input** 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION SETUP AND HOLD TIMES VCC VCC** Output V_{CC}/2 V_{CC}/2 V_{CC}/2 V_{CC}/2 Input Control 0 V 0 V ^tPHL ^tPLH tpzl -- tplz Output 5.5 V ۷он Waveform 1 V_{CC}/2 V_{CC}/2 V_{CC}/2 Output $V_{OL} + 0.3 V$ S1 at 11 V VOL (see Note B) tPHL **tPLH** tPZH **tPHZ** Output V_{OH} – 0.3 V Waveform 2 V_{CC}/2

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES **INVERTING AND NONINVERTING OUTPUTS**

V_{CC}/2

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING $\approx 0 \text{ V}$

NOTES: A. C_I includes probe and jig capacitance.

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq 2.5 \,\text{ns}$, $t_f \leq 2.5 \,\text{ns}$.

S1 at Open

(see Note B)

D. The outputs are measured one at a time with one transition per measurement.

V_{CC}/2

- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated