
PRODUCT PREVIEW

- Bidirectional Interface Between GTL+ Signal Levels and LVTTL Logic Levels
- GTL+-to-LVTTL 1-to-6 Fanout Driver
- LVTTL-to-GTL+ 1-to-2 Fanout Driver
- LVTTL Interfaces Are 5-V Tolerant
- Medium-Drive GTL+ Outputs (50 mA)
- Reduced-Drive LVTTL Outputs (-12 mA/12 mA)
- Variable Edge-Rate Control (ERC) Input Selects GTL+ Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity
- I_{off} and Power-Up 3-State Support Hot Insertion
- Distributed GND-Pin Configuration
 Minimizes High-Speed Switching Noise
- Package Options Include Plastic Small-Outline (DW), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

DGV, DW, OR PW PACKAGE (TOP VIEW)



description

The SN74GTLP817 is a low-drive fanout driver that provides LVTTL-to-GTL+ and GTL+-to-LVTTL signal-level translation. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTL+ signal levels. High-speed (about two times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, and output edge control (OEC™). Improved GTLP OEC circuits minimize bus settling time and have been designed and tested using several backplane models. The medium drive is suitable for driving double-terminated backplanes.

GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The AC specification of the SN74GTLP817 is given only at the preferred higher noise margin GTL+, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{REF} = 0.8 \text{ V}$) or GTL+ ($V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTL or GTL+ levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{RFF} is the reference input voltage for the B port.

GNDT is the TTL output ground, while GNDG is the GTL+ output ground, and both should be separated from each other for a quieter device.

This device is fully specified for hot-insertion applications using loff and power-up 3-state. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cis a trademark of Texas Instruments Incorporated.



SCES285A - OCTOBER 1999 - REVISED DECEMBER 1999

description (continued)

This device features adjustable edge-rate control (ERC). Changing the ERC input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTLP817 is characterized for operation from -40°C to 85°C.

functional description

The SN74GTLP817 is a fanout driver providing LVTTL-to-GTL+ translation and GTL+-to-LVTTL translation in the same package.

The LVTTL-to-GTL+ direction is a 1-to-2 fanout driver with a single output enable (OEAB).

The GTL+-to-LVTTL direction is a 1-to-6 fanout driver with a single output enable (OEBA).

Data polarity is inverting for both directions.

Function Tables

А ТО В

	INF	PUTS	OUTPUT	MODE
	ΑI	OEAB	BOn	MODE
	Н	L	L	Inverted transparent
ı	L	L	Н	Inverted transparent
	Χ	Н	Z	Isolation

В ТО А


INF	PUTS	OUTPUT	MODE		
ВІ	OEBA	AOn			
Н	L	L	Inverted transparent		
L	L	Н	Inverted transparent		
Х	Н	Z	Isolation		

B-PORT EDGE-RATE CONTROL (ERC)

INP	JT ERC	OUTPUT
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE
Н	Vcc	Slow
L	GND	Fast



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or low state, VO	
(see Note 1): A port	. -0.5 V to V _{CC} + 0.5 V
B port	
Current into any output in the low state, IO: A port	
B port	
Current into any A-port output in the high state, I _O (see Note 2)	24 mA
Continuous current through each V _{CC} or GND	±100 mA
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 3): DGV package	
DW package	
PW package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{3.} The package thermal impedance is calculated in accordance with JESD 51.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} This current flows only when the output is in the high state and $V_O > V_{CC}$.

SCES285A - OCTOBER 1999 - REVISED DECEMBER 1999

recommended operating conditions (see Notes 4 through 6)

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage	_	3.15	3.3	3.45	V	
\/	Termination voltage		1.14	1.2	1.26	V	
VTT	Termination voltage	GTL+	1.35	1.5	1.65	V	
\/===	Ourant contracts		0.74	0.8	0.87	V	
VREF	Supply voltage	GTL+	0.87	15 3.3 3.45 14 1.2 1.26 35 1.5 1.65 74 0.8 0.87 87 1 1.1 VTT VCC 0.05 C-0.6 VCC 515 2 VREF-0.05 GND 0.6 0.8 -18 -12 12 50	V		
٧,	lanut valtaga				VTT	V	
VI	Input voltage	AI, OE			Vcc	V	
	High-level input voltage	ВІ	V _{REF} +0.05				
VIH		ERC	V _{CC} -0.6	VCC	515	V	
		AI, OE	2		1.26 1.65 0.87 1.1 VTT VCC 515 VREF-0.05 0.6 0.8 -18 -12 12 50		
		ВІ			V _{REF} -0.05		
VIL	Low-level input voltage	ERC		GND	0.6	V	
		AI, OE			0.8		
ΙΙΚ	Input clamp current				-18	mA	
loh	High-level output current	AO port			-12	mA	
la	Low level output ourrent	AO port		, i	12	mA	
lOL	Low-level output current				50	IIIA	
TA	Operating free-air temperature		-40		85	°C	

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

- 5. Normal connection sequence is GND first and $V_{CC} = 3.3 \text{ V}$, I/O, control inputs, V_{TT} , V_{REF} (any order) last.
- 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute I_{OL} ratings. Similarly, V_{RFF} can be adjusted to optimize noise margins, but normally is 2/3 V_{TT}.



PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range for GTL+ (unless otherwise noted)

Р	ARAMETER	TEST CONDITIONS	3	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V	
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2				
VOH AO port VCC = 3.15 V to 3.45 VOL AO port VCC = 3.15 V VOL VCC = 3.15 V to 3.45 VOL VCC = 3.15 V BO port VCC = 3.15 V VOL AI, \overline{OE} , ERC VOL VCC = 3.45 V VOL AO port VOL SA45 V VOL VOL VOL VOL	AO port		I _{OH} = -100 μA	V _{CC} -0.2			v	
	AO port	V _{CC} = 3.15 V	$I_{OH} = -6 \text{ mA}$	2.4			v	
		$I_{OH} = -12 \text{ mA}$	2.2					
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2		
	AO port		I _{OL} = 100 μA			0.2		
	AO port	V _{CC} = 3.15 V	$I_{OL} = 6 \text{ mA}$			0.4		
V_{OL}			I _{OL} = 12 mA			0.5	V	
	BO port	V _{CC} = 3.15 V	I _{OL} = 100 μA			0.2		
			$I_{OL} = 40 \text{ mA}$			0.5		
			I _{OL} = 50 mA			0.55		
1.	BI	V 0.45 V	V _I = 0 or 1.5 V			±5		
וי	AI, OE, ERC	VCC = 3.45 V	V _I = 0 or 5.5 V			±5	μΑ	
	AO port	V 2.45 V	V _O = 0 or 5.5 V			±5	^	
¹OZ	BO port	VCC= 3.45 V	V _O = 1.5 V			5	μΑ	
V_{OL} $BO \text{ port}$ $V_{CC} = 3.15 \text{ V}$ $V_{CC} = 3.15 \text{ V}$ $V_{CC} = 3.45 \text{ V}$		Vcc = 3.45 V lo = 0	Outputs high			10		
	AO or BO port	$V_{\rm I}$ (A-port or control input) = $V_{\rm CC}$ or GND	Outputs low			10	mA	
	V _I (B port) = V _{TT} or GND	Outputs disabled			10			
Δl _{CC} ‡	AI, ŌĒ	V _{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V _{CC} or GNI	CC = 3.45 V, One A-port or control input at 3.45 V, ther A-port or control inputs at V_{CC} or GND, $V_{I} = V_{CC} - 0.6$			1	mA	
	AI, OE, ERC	VI = VCC or 0						
Чi	BI	V _I = V _{TT} or 0		1.5 V ±5	pF			
	AO port	VO = VCC or 0						
c_{o}	BO port	VO = VTT or 0					pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V			30	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±100	μΑ
lozpd	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±100	μΑ

hot-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V			30	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±100	μΑ
lozpd	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±100	μΑ



[‡] This is the increase in supply current for each input that is at the specified LVTTL voltage level rather than V_{CC} or GND.

SCES285A - OCTOBER 1999 - REVISED DECEMBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (see Figure 1)

	1121						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE [†]	MIN	TYP [‡]	MAX	UNIT
t =	Al	во	Slow				ns
tPLH .	Al	ВО	Fast				115
to	Al	ВО	Slow				ns
^t PHL	Al	ВО	Fast				115
t	OEAB	ВО	Slow				ns
^t en	UEAB	во	Fast				115
+		во	Slow				ns
^t dis	OEAB	ВО	Fast				115
t	Rise time,		Slow				ns
t _r	(20% to	0 80%)	Fast				115
tf	Fall time,		Slow				ns
ч	(80% to	20%)	Fast				113
t _r	Rise time, (10% to						ns
tf	Fall time, A outputs (90% to 10%)						ns
tpLH	ВІ	AO					ns
t _{PHL}	DI	AO					115
t _{en}	OEBA	AO				·	ns
^t dis	OEBA	AO					ns



[†] Slow (ERC = V_{CC}) and Fast (ERC = GND) ‡ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

extended electrical characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{REF} = 1 V (unless otherwise noted), C_L = 30 pF for B port, and C_L = 50 pF for A port

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN TYP‡	MAX	UNIT
t . (() () (ooo Noto 7)	А	В	Slow			no
t _{Sk(LH)} (see Note 7)	A	Ь	Fast			ns
t /acc Note 7)	^	В	Slow			ns
t _{Sk(HL)} (see Note 7)	A		Fast			
t (and Notes 9 and 0)	А	В	Slow			
t _{sk(pp)} (see Notes 8 and 9)	A		Fast			ns
t _{Sk(LH)} (see Note 7)	B	А				ns
t _{sk(HL)} (see Note 7)	B	А				ns
tost	В	А				ns
tpy	В	А			·	ns

[†]Slow (ERC = V_{CC}) and Fast (ERC = GND)


NOTES: 7. Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs switching in the same direction either high to low (t_{sk(HL)}) or low to high (t_{sk(LH)}), or in opposite directions, both HL and LH (t_{OST}). This parameter is specified by design and statistical-process distribution. Actual skew values between the GTLP outputs could vary


on the backplane due to the loading and impedance seen by the device.


- 8. Part-to-part skew is defined as the absolute value of the difference between the actual propagation design for all outputs from device to device. The parameter is specified for a specific worst case V_{CC} and temperature. The parameter is specified by design and statistical-process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.
- Due to the open-drain structure on GTLP outputs, t_{OST} and t_{Sk(pp)} in the A-to-B direction are not specified. Skew on these paths
 is dependent on the V_{TT} and R_{TT} values on the backplane.


[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION









ENABLE AND DISABLE TIMES

(A port)

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, slew rate \leq 1 V/ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

This data sheet is specified for and tested to the lump load shown in Figure 1. However, the designer probably uses this GTLP device in a distributed load like that shown in Figure 2, in which actual B-port backplane switching characteristics are different. Therefore, the device is modeled as shown in Figure 3, which very closely matches the results obtained using Figure 2. Switching characteristics based on Figure 3 more closely match actual backplane design requirements.




Figure 2. Test Backplane Model




Figure 3. Distributed-Load Circuit for B Outputs

SCES285A - OCTOBER 1999 - REVISED DECEMBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN	түр‡	MAX	UNIT
4	Al	P.O.	Slow				
^t PLH	AI	ВО	Fast				ns
tou	AI	во	Slow				ns
^t PHL	Al	ВО	Fast				115
	OEAB	во	Slow				ns
^t en	OEAB		Fast				115
+	OEAB	во	Slow				ns
^t dis	OEAB	ВО	Fast				
+	Rise time,	B outputs	Slow				ns
t _r	(20% to	0 80%)	Fast				113
te	Fall time, B outputs (80% to 20%)		Slow				nc
tf			Fast				ns
t _{SkO} (see Note 8)	Al	PO	Slow				ns
(SKO (See More o)	Al	ВО	Fast				115
t _{sk(pp)} (see Notes 8 and 9)		P.O.	Slow				nc
(SK(bb) (see Moles o and 9)	8 and 9) AI	ВО	Fast				ns

[†] Slow (ERC = V_{CC}) and Fast (ERC = GND)

NOTES: 8. Part-to-part skew is defined as the absolute value of the difference between the actual propagation design for all outputs from device to device. The parameter is specified for a specific worst case V_{CC} and temperature. The parameter is specified by design and statistical-process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

9. Due to the open-drain structure on GTLP outputs, t_{OST} and t_{Sk(pp)} in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_{TT} values on the backplane.



[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated