# 捷多邦,专业PCB打样工厂,24小时版**和74**GTLPH1612 18-BIT LVTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER

SCES287 - OCTOBER 1999

- UBT<sup>™</sup> (Universal Bus Transceiver)
   Combines D-Type Latches and D-Type
   Flip-Flops for Operation in Transparent,
   Latched, Clocked, or Clock-Enabled Mode
- Bidirectional Interface Between GTL+ Signal Levels and LVTTL Logic Levels
- Equivalent to '16601 Function
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTL+ Outputs (100 mA)
- LVTTL Outputs (-24 mA/24 mA)
- Variable Edge-Rate Control (ERC) Input Selects GTL+ Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity
- I<sub>off</sub>, Power-Up 3-State, and BIAS V<sub>CC</sub> Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed V<sub>CC</sub> and GND-Pin Configuration Minimizes High-Speed Switching Noise
- Packaged in Plastic Thin Shrink
   Small-Outline Package

#### description

The SN74GTLPH1612 is a high-drive 18-bit universal bus transceiver (UBT) that provides LVTTL-to-GTL+ and GTL+-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, or clock-enabled modes of data transfer identical to the '16601 function. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTL+ signal levels. High-speed (about two times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, and output edge control (OEC™). Improved GTLP OEC circuits minimize bus settling time and have been designed and tested using several backplane models. The high drive is suitable for double-terminated drivina low-impedance backplanes using incident-wave switching.

DGG	PACKAG	E
(TC	OP VIEW)	

	1		Т			
OEAB	d	1	$\cup$	64	þ	CEAB
LEAB		2		63		CLKAB
A1	_	3		62	þ	B1
A2		4		61		B2
GND	q	5		60	1	GND
АЗ	q	6		59	1	B3
$V_{CC}$	q	7		58	1	$BIAS\;V_{CC}$
A4	q	8		57	1	B4
A5		9		56	1	B5
GND	q	10		55	1	GND
A6	q	11		54		B6
A7	q	12		53		B7
A8		13		52		B8
GND	q	14		51	0	GND
A9		15		50	p	B9
VCC		16		49	0	$V_{CC}$
A10	9	17		48	0	B10
GND	9	18		47		GND
A11	g	19		46	_	B11
A12		20		45	_	B12
GND	9	21		44		GND
A13	9	22		43	0	B13
A14	Ц	23		42	0	B14
GND	q	24		41	0	GND
A15	4	25		40	2	B15
VCC	Ц	26		39	6	V <sub>REF</sub>
A16	Ц	27		38	6	B16
ERC	Ц	28		37	_	GND
A17	Ц	29		36	0	B17
A18	9	30		35	6	B18
OEBA	9	31		34	P	CLKBA
LEBA	Ц	32		33	Ц	CEBA

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCES287 - OCTOBER 1999

#### description (continued)

GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The AC specification of the SN74GTLPH1612 is given only at the preferred higher noise margin GTL+, but the user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2 \text{ V}$  and  $V_{REF} = 0.8 \text{ V}$ ) or GTL+ ( $V_{TT} = 1.5 \text{ V}$  and  $V_{REF} = 1 \text{ V}$ ) signal levels.

Normally, the B port operates at GTL or GTL+ levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V<sub>REF</sub> is the reference input voltage for the B port.

This device is fully specified for live-insertion applications using  $I_{off}$ , power-up 3-state, and BIAS  $V_{CC}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS  $V_{CC}$  circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

High-drive GTLP backplane interface devices feature adjustable edge-rate control ( $\overline{\text{ERC}}$ ). Changing the  $\overline{\text{ERC}}$  input voltage between GND and  $V_{CC}$  adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry is provided to hold unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable ( $\overline{OE}$ ) input should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTLPH1612 is characterized for operation from -40°C to 85°C.

#### functional description

The SN74GTLPH1612 is a high-drive (100 mA) 36-bit UBT containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, clocked, or clock-enabled modes and can replace any of the functions shown in Table 1.

Table 1. SN74GTLPH1612 UBT Replacement Functions

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863
Buffer/Driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825
Latched transceiver	'543			'16543	'16472
Latch	'373, '573	'843	'841	'16373	'16843
Registered transceiver	'646, '652			'16646, '16652	'16474
Flip-flop	'374, '574		'821	'16374	
Standard UBT					'16500, '16501
Universal bus driver					'16835
Registered transceiver with CLK enable	'2952			'16470, '16952	
Flip-flop with CLK enable	'377	'823			'16823
Standard UBT with CLK enable					'16600, '16601
	 GTLPH1612 UBT re	places all	above fun	tions	10000, 10001



SCES287 - OCTOBER 1999

#### functional description (continued)

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by clock-enable ( $\overline{CEAB}$  and  $\overline{CEBA}$ ) inputs.  $\overline{OEAB}$  and  $\overline{OEBA}$  control the 18 bits of data for the A-to-B and B-to-A directions, respectively.

For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CEAB is low and CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if CEAB also is low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that for A to B, buses OEBA, LEBA, CLKBA, and CEBA.

#### **Function Tables**

#### **OUTPUT ENABLE**†

INPUTS					ОИТРИТ	MODE
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
Х	Н	Х	Х	Χ	Z	Isolation
L	L	L	Н	Χ	в <sub>0</sub> ‡	Latabad ataraga of A data
L	L	L	L	Χ	В <sub>0</sub> ‡ В <sub>0</sub> §	Latched storage of A data
Х	L	Н	X	L	L	Transparent
Х	L	Н	Χ	Н	Н	Transparent
L	L	L	<b>↑</b>	L	L	Clasked starage of A data
L	L	L	$\uparrow$	Н	н	Clocked storage of A data
Н	L	L	Х	Х	B <sub>0</sub> §	Clock inhibit

<sup>†</sup> A-to-B data flow is shown: B-to-A data flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA, CLKBA, and  $\overline{\text{CEBA}}$ .

#### B-PORT EDGE-RATE CONTROL (ERC)

INPUT	INPUT ERC				
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE			
L	GND	Slow			
Н	Vcc	Fast			




<sup>‡</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

<sup>§</sup> Output level before the indicated steady-state input conditions were established

# SN74GTLPH1612 18-BIT LVTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER SCES287 – OCTOBER 1999

### logic diagram (positive logic)



SCES287 - OCTOBER 1999

Supply voltage range, V <sub>CC</sub> and BIAS V <sub>CC</sub> –0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1): A-port and control inputs
B port, <del>ERC</del> , and V <sub>RFF</sub>
Voltage range applied to any output in the high-impedance or power-off state, VO
(see Note 1): A port –0.5 V to 7 V
B port
Voltage range applied to any output in the high or low state, VO
(see Note 1): A port
B port
Current into any output in the low state, I <sub>O</sub> : A port
B port 200 mA
Current into any A-port output in the high state, IO (see Note 2)
Continuous current through each V <sub>CC</sub> or GND±100 mA

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51.



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SCES287 - OCTOBER 1999

#### recommended operating conditions (see Notes 4 through 6)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BIAS V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	V
\/	Termination voltage	GTL	1.14	1.2	1.26	V
VTT	remination voltage	GTL+	1.35	1.5	1.65	V
\/===	Supply voltage	GTL	0.74	0.8	0.87	V
VREF	Supply voltage	GTL+	0.87	1	1.1	V
. V.	lanut voltoge	B port			VTT	V
VI	Input voltage	Except B port			Vcc	V
		B port	V <sub>REF</sub> +0.05			
V <sub>IH</sub>	High-level input voltage	ERC	V <sub>CC</sub> -0.6	Vcc		V
		Except B port and ERC	2			
		B port			V <sub>REF</sub> -0.05	
VIL	Low-level input voltage	ERC		GND	0.6	V
		Except B port and ERC			0.8	
lik	Input clamp current				-18	mA
loн	High-level output current	A port			-24	mA
lai	Low lovel output ourrent	A port			24	m ^
lor	Low-level output current	B port			100	mA
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

NOTES: 4. All unused control and B-port inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

- 5. Normal connection sequence is GND first, BIAS  $V_{CC} = 3.3 \text{ V}$  second, and  $V_{CC} = 3.3 \text{ V}$ , I/O, control inputs,  $V_{TT}$  and  $V_{REF}$  (any order) last. However, if the B-port I/O precharge is not required, the acceptable connection sequence is GND first and  $V_{CC} = 3.3 \text{ V}$ , BIAS  $V_{CC} = 3.3 \text{ V}$ , I/O, control inputs,  $V_{TT}$  and  $V_{REF}$  (any order) last. When  $V_{CC}$  is connected, the BIAS  $V_{CC}$  circuitry is disabled.
- V<sub>TT</sub> and R<sub>TT</sub> can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute I<sub>OL</sub> ratings. Similarly, V<sub>REF</sub> can be adjusted to optimize noise margins, but normally is 2/3 V<sub>TT</sub>.

SCES287 - OCTOBER 1999

# electrical characteristics over recommended operating free-air temperature range for GTL+ (unless otherwise noted)

P/	ARAMETER	R TEST CONDITIONS MIN TYP <sup>†</sup> MAX		MAX	UNIT		
VIK		V <sub>CC</sub> = 3.15 V,	I <sub>I</sub> = -18 mA			-1.2	V
		V <sub>CC</sub> = 3.15 V to 3.45 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			
$V_{OH}$	A port	V 2 15 V	$I_{OH} = -12 \text{ mA}$	2.4			V
		V <sub>CC</sub> = 3.15 V	$I_{OH} = -24 \text{ mA}$	2			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2	
	A port	V <sub>CC</sub> = 3.15 V	$I_{OL} = 12 \text{ mA}$			0.4	
VOL		VCC = 3.13 V	$I_{OL} = 24 \text{ mA}$			0.5	V
VOL			$I_{OL} = 10 \text{ mA}$			0.2	V
	B port	V <sub>CC</sub> = 3.15 V	$I_{OL} = 64 \text{ mA}$			0.4	
			$I_{OL} = 100 \text{ mA}$			0.55	
	B port	$V_{CC} = 3.45 \text{ V},$	$V_{I} = 0 \text{ to } 1.5 \text{ V}$			±10	
ll‡	A-port and control inputs	V <sub>CC</sub> = 3.45 V	$V_I = 0$ or $V_{CC}$			±10	μΑ
			V <sub>I</sub> = 5.5 V			±20	
I <sub>BHL</sub> §	A port	$V_{CC} = 3.15 V,$	V <sub>I</sub> = 0.8 V	75			μΑ
$I_{BHH}\P$	A port	$V_{CC} = 3.15 V,$	V <sub>I</sub> = 2 V	-75			μΑ
I <sub>BHLO</sub> #	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to $V_{CC}$			500	μΑ
I <sub>BHHO</sub>	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to $V_{CC}$			-500	μΑ
		$V_{CC} = 3.45 \text{ V}, I_{O} = 0,$	Outputs high			80	
ICC	A or B port	V <sub>I</sub> (A-port or control input) = V <sub>CC</sub> or GND	Outputs low			80	mA
		$V_I$ (B port) = $V_{TT}$ or GND	Outputs disabled			80	
ΔlCC*		$V_{CC}$ = 3.45 V, One A-port or control input at $V_{CC}$ – 0.6 V, Other A-port or control inputs at $V_{CC}$ or GND				1	mA
Ci	Control inputs	V <sub>I</sub> = 3.15 V or 0					pF
Cı	A port	V <sub>O</sub> = 3.15 V or 0	·				nE.
C <sub>io</sub>	B port	V <sub>O</sub> = 1.5 V or 0					pF

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### live-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		MIN MAX	UNIT		
l <sub>off</sub>	$V_{CC} = 0$ ,	BIAS $V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 5.5 $V$	100	μΑ
IOZPU	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	<del>OE</del> = 0	±100	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0	±100	μΑ



<sup>‡</sup> For I/O ports, the parameter I<sub>I</sub> includes the off-state output leakage current.

<sup>§</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub>max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub>max.

The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub>min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub>min.

<sup>#</sup>An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

<sup>★</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

#### live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l <sub>off</sub>	$V_{CC} = 0$ ,	BIAS $V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 1.5 $V$		100	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±100	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±100	μΑ
, (DIAG)/ )	V <sub>CC</sub> = 0 to 3.15 V	DIAC Vac - 2 15 V to 2 45 V	\/- \/D mom\\ O to 4.5.\/		5	mA
ICC (BIAS VCC)	V <sub>CC</sub> = 3.15 V to 3.45 V	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	$V_O$ (B port) = 0 to 1.5 V		10	μΑ
VO	$V_{CC} = 0$ ,	BIAS V <sub>CC</sub> = 3.3 V		0.95	1.05	V
IO	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	$V_O$ (B port) = 0.6 V	-1		μΑ

# timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTL+ (normal mode) (unless otherwise noted)

			MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency		Π		MHz
	Pulse duration	LEAB or LEBA high			
t <sub>W</sub>	Pulse duration	CLKAB or CLKBA high or low	Π		ns
		A before CLKAB↑			
		B before CLKBA↑			
t <sub>su</sub>	Setup time	A before LEAB↓, CLK = don't care			
		B before LEBA↓, CLK = don't care			ns
		CEAB before CLKAB↑			
		CEBA before CLKBA↑			
		A after CLKAB↑			
		B after CLKBA↑			
4.	Hold fire a	A after LEAB↓, CLK = don't care			
th	Hold time	B after LEBA↓, CLK = don't care			ns
		CEAB after CLKAB↑			
		CEBA after CLKBA↑			

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTL+ (normal mode) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN	түр‡	MAX	UNIT
fmax							MHz
	Δ.	В	Slow				
	А	В	Fast				
<b>.</b>	LEAB	В	Slow				20
<sup>t</sup> pd	LEAD	Ь	Fast				ns
	CLKAB	В	Slow				
	CLNAB	Ь	Fast				
t <sub>en</sub>	OEAB	В	Slow				
<sup>t</sup> dis	OEAB	Б	210W				ns
t <sub>en</sub>	OEAB	В	Fast				ns
<sup>t</sup> dis	UEAB	В	r asi				115
t <sub>r</sub>	Rise time,		Slow				ns
Ϋ́	(0.6 V to	o 1.3 V)	Fast				113
t <sub>f</sub>	Fall time,	B outputs	Slow				ns
4	(1.3 V to	o 0.6 V)	Fast				113
	В						
t <sub>pd</sub>	LEBA	А					ns
	CLKBA						
t <sub>en</sub>	<del>OEBA</del>	А					ns
<sup>t</sup> dis	OLDA						110


<sup>†</sup> Slow (ERC = GND) and Fast (ERC = V<sub>CC</sub>)



<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SCES287 - OCTOBER 1999

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\leq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms



SCES287 - OCTOBER 1999

#### DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

This data sheet is specified for and tested to the lump load shown in Figure 1. However, the designer probably uses this GTLP device in a distributed load like that shown in Figure 2, in which actual B-port backplane switching characteristics are different. Therefore, the device is modeled as shown in Figure 3, which very closely matches the results obtained using Figure 2. Switching characteristics based on Figure 3 more closely match actual backplane design requirements.



From Output Under Test Point C<sub>L</sub> = 13 pF

Figure 2. Test Backplane Model

Figure 3. Distributed-Load Circuit for B Outputs

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.5 \text{ V}$  and  $V_{REF} = 1 \text{ V}$  for GTL+ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATET	MIN TYP‡	MAX	UNIT
f <sub>max</sub>						MHz
<sup>t</sup> pd	А	В	Slow			ns
			Fast			
	LEAB	В	Slow			
			Fast			
	CLK	В	Slow			
			Fast			
<sup>t</sup> en	OEAB	В	Slow			ns
<sup>t</sup> dis						115
t <sub>en</sub>	OEAB	В	Fast			ns
<sup>t</sup> dis						115
t <sub>r</sub>	Rise time, B outputs (0.6 V to 1.3 V)		Slow			
			Fast			ns
t <sub>f</sub>	Fall time, B outputs (1.3 V to 0.6 V)		Slow			ns
			Fast			

<sup>†</sup> Slow (ERC = GND) and Fast (ERC = V<sub>CC</sub>)



<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated