

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290 – OCTOBER 1999

- Bidirectional Interface Between GTL+ Signal Levels and LVTTTL Logic Levels
- Equivalent to '16245 Function
- LVTTTL Interfaces Are 5-V Tolerant
- High-Drive GTL+ Outputs (100 mA)
- LVTTTL Outputs (–24 mA/24 mA)
- Variable Edge-Rate Control ($\overline{\text{ERC}}$) Input Selects GTL+ Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity
- I_{off} , Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed V_{CC} and GND-Pin Configuration Minimizes High-Speed Switching Noise
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages

description

The SN74GTLPH1645 is a high-drive 16-bit bus transceiver that provides LVTTTL-to-GTL+ and GTL+-to-LVTTTL signal-level translation. It is partitioned as two 8-bit transceivers and is equivalent to the '16245 function. The device provides a high-speed interface between cards operating at LVTTTL logic levels and a backplane operating at GTL+ signal levels. High-speed (about two times faster than standard LVTTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, and output edge control (OEC™). Improved GTLP OEC circuits minimize bus settling time and have been designed and tested using several backplane models. The high drive is suitable for driving double-terminated low-impedance backplanes using incident-wave switching.

GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The AC specification of the SN74GTLPH1645 is given only at the preferred higher noise margin GTL+, but the user has the flexibility of using this device at either GTL ($V_{\text{TT}} = 1.2 \text{ V}$ and $V_{\text{REF}} = 0.8 \text{ V}$) or GTL+ ($V_{\text{TT}} = 1.5 \text{ V}$ and $V_{\text{REF}} = 1 \text{ V}$) signal levels.

DGG, DGV, OR DL PACKAGE
(TOP VIEW)

1DIR	1	56	$\overline{1\text{OE}}$
1A1	2	55	1B1
1A2	3	54	1B2
GND	4	53	GND
1A3	5	52	1B3
1A4	6	51	1B4
V_{CC}	7	50	V_{CC}
GND	8	49	GND
1A5	9	48	1B5
1A6	10	47	1B6
GND	11	46	GND
1A7	12	45	1B7
1A8	13	44	1B8
GND	14	43	BIAS V_{CC}
$\overline{\text{ERC}}$	15	42	V_{REF}
2A1	16	41	2B1
2A2	17	40	2B2
GND	18	39	GND
2A3	19	38	2B3
2A4	20	37	2B4
GND	21	36	GND
V_{CC}	22	35	V_{CC}
2A5	23	34	2B5
2A6	24	33	2B6
GND	25	32	GND
2A7	26	31	2B7
2A8	27	30	2B8
2DIR	28	29	2OE

PRODUCT PREVIEW

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1999, Texas Instruments Incorporated



SN74GTLPH1645

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290 – OCTOBER 1999

description (continued)

Normally, the B port operates at GTL or GTL+ levels, while the A port and control inputs are compatible with LVTTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (\overline{ERC}). Changing the \overline{ERC} input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry holds unused or undriven LVTTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTLPH1645 is characterized for operation from -40°C to 85°C .

functional description

The SN74GTLPH1645 is a high-drive (100 mA) 16-bit bus transceiver providing standard '16245 functionality, and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input. \overline{OE} can be used to disable the device so the buses are effectively isolated. Data polarity is noninverting.

For A-to-B data flow, when \overline{OE} is low and DIR is high, the B outputs take on the logic value of the A inputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that for A to B, but \overline{OE} is low and DIR is low.

Function Tables

OUTPUT CONTROL

INPUTS		OUTPUT	MODE
\overline{OE}	DIR		
L	L	B data to A port	Transparent
L	H	A data to B port	Transparent
H	X	Z	Isolation

B-PORT EDGE-RATE CONTROL (\overline{ERC})

INPUT \overline{ERC}		OUTPUT B-PORT EDGE RATE
LOGIC LEVEL	NOMINAL VOLTAGE	
L	GND	Slow
H	V_{CC}	Fast


PRODUCT PREVIEW

SN74GTLPH1645

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290 – OCTOBER 1999

logic diagram (positive logic)



PRODUCT PREVIEW

SN74GTLPH1645

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290 – OCTOBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} and BIAS V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1): A-port and control inputs	–0.5 V to 7 V
B port, \overline{ERC} , and V_{REF}	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V_O	
(see Note 1): A port	–0.5 V to $V_{CC} + 0.5$ V
B port	–0.5 V to 4.6 V
Current into any output in the low state, I_O : A port	48 mA
B port	200 mA
Current into any A-port output in the high state, I_O (see Note 2)	48 mA
Continuous current through each V_{CC} or GND	± 100 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
DL package	56°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

PRODUCT PREVIEW

SN74GTLPH1645

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290 – OCTOBER 1999

recommended operating conditions (see Notes 4 through 6)

		MIN	NOM	MAX	UNIT		
V_{CC} , BIAS V_{CC}	Supply voltage	3.15	3.3	3.45	V		
V_{TT}	Termination voltage	GTL	1.14	1.2	1.26	V	
		GTL+	1.35	1.5	1.65		
V_{REF}	Supply voltage	GTL	0.74	0.8	0.87	V	
		GTL+	0.87	1	1.1		
V_I	Input voltage	B port	V_{TT}		V		
		Except B port	V_{CC}				
V_{IH}	High-level input voltage	B port	$V_{REF}+0.05$		V		
		\overline{ERC}	$V_{CC}-0.6$	V_{CC}			
		Except B port and \overline{ERC}	2				
V_{IL}	Low-level input voltage	B port	$V_{REF}-0.05$		V		
		\overline{ERC}	GND	0.6			
		Except B port and \overline{ERC}	0.8				
I_{IK}	Input clamp current				-18	mA	
I_{OH}	High-level output current	A port				-24	mA
I_{OL}	Low-level output current	A port				24	mA
		B port				100	
T_A	Operating free-air temperature				-40	85	°C

- NOTES:
- All unused control and B-port inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 - Normal connection sequence is GND first, BIAS $V_{CC}=3.3$ V second, and $V_{CC}=3.3$ V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. However, if the B-port I/O precharge is not required, the acceptable connection sequence is GND first and $V_{CC}=3.3$ V, BIAS $V_{CC}=3.3$ V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. When V_{CC} is connected, the BIAS V_{CC} circuitry is disabled.
 - V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute I_{OL} ratings. Similarly, V_{REF} can be adjusted to optimize noise margins, but normally is $2/3 V_{TT}$.

PRODUCT PREVIEW

SN74GTLPH1645

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290 – OCTOBER 1999

electrical characteristics over recommended operating free-air temperature range for GTL+ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{IK}		V _{CC} = 3.15 V, I _I = -18 mA				-1.2	V
V _{OH}	A port	V _{CC} = 3.15 V to 3.45 V, I _{OH} = -100 μA		V _{CC} -0.2			V
		V _{CC} = 3.15 V, I _{OH} = -12 mA		2.4			
		I _{OH} = -24 mA		2			
V _{OL}	A port	V _{CC} = 3.15 V to 3.45 V, I _{OL} = 100 μA				0.2	V
		V _{CC} = 3.15 V, I _{OL} = 12 mA				0.4	
		I _{OL} = 24 mA				0.5	
	B port	V _{CC} = 3.15 V, I _{OL} = 10 mA				0.2	
		I _{OL} = 64 mA				0.4	
		I _{OL} = 100 mA				0.55	
I _I ‡	B port	V _{CC} = 3.45 V, V _I = 0 to 1.5 V				±10	μA
	A-port and control inputs	V _{CC} = 3.45 V, V _I = 0 or V _{CC}				±10	
		V _I = 5.5 V				±20	
I _{BHL} §	A port	V _{CC} = 3.15 V, V _I = 0.8 V		75			μA
I _{BHH} ¶	A port	V _{CC} = 3.15 V, V _I = 2 V		-75			μA
I _{BHLO} #	A port	V _{CC} = 3.45 V, V _I = 0 to V _{CC}				500	μA
I _{BHHO}	A port	V _{CC} = 3.45 V, V _I = 0 to V _{CC}				-500	μA
I _{CC}	A or B port	V _{CC} = 3.45 V, I _O = 0, V _I (A-port or control input) = V _{CC} or GND, V _I (B port) = V _{TT} or GND		Outputs high		40	mA
				Outputs low		40	
				Outputs disabled		40	
ΔI _{CC} ☆		V _{CC} = 3.45 V, One A-port or control input at V _{CC} - 0.6 V, Other A-port or control inputs at V _{CC} or GND				1.5	mA
C _i	Control inputs	V _I = 3.15 V or 0					pF
C _{io}	A port	V _O = 3.15 V or 0					pF
	B port	V _O = 1.5 V or 0					

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For I/O ports, the parameter I_I includes the off-state output leakage current.

§ The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL}max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL}max.

¶ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH}min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH}min.

An external driver must source at least I_{BHLO} to switch this node from low to high.

|| An external driver must sink at least I_{BHHO} to switch this node from high to low.

☆ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

live-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
I _{off}	V _{CC} = 0,	BIAS V _{CC} = 0,	V _I or V _O = 0 to 5.5 V		100	μA
I _{OZPU}	V _{CC} = 0 to 1.5 V,	V _O = 0.5 V to 3 V,	\overline{OE} = 0		±100	μA
I _{OZPD}	V _{CC} = 1.5 V to 0,	V _O = 0.5 V to 3 V,	\overline{OE} = 0		±100	μA

PRODUCT PREVIEW

SN74GTLPH1645

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290 – OCTOBER 1999

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
I_{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0,$	V_I or $V_O = 0$ to 1.5 V		100	μA
I_{OZPU}	$V_{CC} = 0$ to 1.5 V,	$V_O = 0.5$ V to 1.5 V,	$\overline{OE} = 0$		± 100	μA
I_{OZPD}	$V_{CC} = 1.5$ V to 0,	$V_O = 0.5$ V to 1.5 V,	$\overline{OE} = 0$		± 100	μA
I_{CC} (BIAS V_{CC})	$V_{CC} = 0$ to 3.15 V	BIAS $V_{CC} = 3.15$ V to 3.45 V,	V_O (B port) = 0 to 1.5 V		5	mA
	$V_{CC} = 3.15$ V to 3.45 V				10	μA
V_O	$V_{CC} = 0,$	BIAS $V_{CC} = 3.3$ V		0.95	1.05	V
I_O	$V_{CC} = 0,$	BIAS $V_{CC} = 3.15$ V to 3.45 V,	V_O (B port) = 0.6 V	-1		μA

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5$ V and $V_{REF} = 1$ V for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN	TYP‡	MAX	UNIT
t_{pd}	A	B	Slow				ns
			Fast				
t_{en}	\overline{OE}	B	Slow				ns
t_{dis}							
t_{en}	\overline{OE}	B	Fast				ns
t_{dis}							
t_r	Rise time, B outputs (0.6 V to 1.3 V)		Slow				ns
			Fast				
t_f	Fall time, B outputs (1.3 V to 0.6 V)		Slow				ns
			Fast				
t_{pd}	B	A					ns
t_{en}	\overline{OE}	A					ns
t_{dis}							

† Slow (ERC = GND) and Fast (ERC = V_{CC})

‡ All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ C$.


PRODUCT PREVIEW

SN74GTLPH1645

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER


SCES290 – OCTOBER 1999

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




LOAD CIRCUIT FOR B OUTPUTS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(A port to B port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(B port to A port)



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port)

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, slew rate $\leq 1 \text{ V/ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

PRODUCT PREVIEW

SN74GTLPH1645

16-BIT LVTTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

SCES290 – OCTOBER 1999

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

This data sheet is specified for and tested to the lump load shown in Figure 1. However, the designer probably uses this GTLP device in a distributed load like that shown in Figure 2, in which actual B-port backplane switching characteristics are different. Therefore, the device is modeled as shown in Figure 3, which very closely matches the results obtained using Figure 2. Switching characteristics based on Figure 3 more closely match actual backplane design requirements.




Figure 2. Test Backplane Model




Figure 3. Distributed-Load Circuit for B Outputs

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$ for GTL+ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN	TYP‡	MAX	UNIT
t_{pd}	A	B	Slow				ns
			Fast				
t_{en}	\overline{OE}	B	Slow				ns
t_{dis}							
t_{en}	\overline{OE}	B	Fast				ns
t_{dis}							
t_r	Rise time, B outputs (0.6 V to 1.3 V)		Slow				ns
			Fast				
t_f	Fall time, B outputs (1.3 V to 0.6 V)		Slow				ns
			Fast				

† Slow (ERC = GND) and Fast (ERC = V_{CC})

‡ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.