SCES293 - OCTOBER 1999

- Bidirectional Interface Between GTL+ Signal Levels and LVTTL Logic Levels
- LVTTL Interfaces Are 5-V Tolerant
- Identical to '32245 Function
- Medium-Drive GTL+ Outputs (50 mA)
- LVTTL Outputs (-24 mA/24 mA)
- GTL+ Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal Integrity

- I_{off}, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed V_{CC} and GND-Pin Configuration
 Minimizes High-Speed Switching Noise
- Packaged in Plastic Fine-Pitch Ball Grid
 Array Package

NOTE: For tape and reel order entry:
The GKER package is abbreviated to KR.

description

The SN74GTLPH32945 is a medium-drive 32-bit bus transceiver that provides LVTTL-to-GTL+ and GTL+-to-LVTTL signal-level translation. It is partitioned as four 8-bit transceivers and is identical to the '16245 function. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTL+ signal levels. High-speed (about two times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, and output edge control (OEC™). Improved GTLP OEC circuits minimize bus settling time and have been designed and tested using several backplane models. The medium drive is suitable for driving double-terminated backplanes.

GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The AC specification of the SN74GTLPH32945 is given only at the preferred higher noise margin GTL+, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{REF} = 0.8 \text{ V}$) or GTL+ ($V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTL or GTL+ levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{RFF} is the reference input voltage for the B port.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTLPH32945 is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

SN74GTLPH32945 32-BIT LVTTL-TO-GTL+ BUS TRANSCEIVER

SCES293 - OCTOBER 1999

GKE PACKAGE (TOP VIEW) 2 3 4 5 6 00000 В 00000 С 00000 00000 D Ε 00000 F 00000 00000 G Н 00000 00000 J 00000 Κ 00000 L 00000 Μ 00000 Ν Ρ 00000 00000 R Т 00000

terminal assignments

	1	2	3	4	5	6
Α	1A2	1A1	1DIR	1 <u>OE</u>	1B1	1B2
В	1A3	1A4	GND	GND	1B4	1B3
С	1A5	1A6	1V _{CC}	1BIAS V _{CC}	1B6	1B5
D	1A7	1A8	GND	GND	1B8	1B7
E	2A1	2A2	GND	GND	2B3	2B1
F	2A3	2A4	1V _{CC}	1V _{REF}	2B4	2B3
G	2A5	2A6	GND	GND	2B6	2B5
Н	2A7	2A8	2DIR	2 <mark>OE</mark>	2B8	2B7
J	3A2	3A1	3DIR	3 <mark>OE</mark>	3B1	3B2
K	3A3	3A4	GND	GND	3B4	3B3
L	3A5	3A6	2V _{CC}	2BIAS V _{CC}	3B6	3B5
M	3A7	3A8	GND	GND	3B8	3B7
N	4A1	4A2	GND	GND	4B2	4B1
Р	4A3	4A4	2V _{CC}	2V _{REF}	4B4	4B3
R	4A5	4A6	GND	GND	4B6	4B5
T	4A7	4A8	4DIR	4OE	4B8	4B7

functional description

The SN74GTLPH32945 is a medium-drive (50 mA) 32-bit bus transceiver partitioned as four 8-bit segments, providing standard '245 functionality, and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input. $\overline{\text{OE}}$ can be used to disable the device so the buses are effectively isolated. Data polarity is noninverting.

For A-to-B data flow, when \overline{OE} is low and DIR is high, the B outputs take on the logic value of the A inputs. When \overline{OE} is high, the outputs are in the high-impedance state.


Data flow for B to A is similar to that for A to B, but \overline{OE} is low and DIR is low.

FUNCTION TABLE

INP	UTS	OUTPUT	MODE
OE	DIR	001701	WIODE
L	L	B data to A port	Transparent
L	Н	A data to B port	Transparent
Н	Χ	Z	Isolation




logic diagram (positive logic)†



 $[\]ensuremath{^{\dagger}}\xspace$ 1VCC and 1BIAS VCC are associated with these channels.

logic diagram (positive logic) (continued)†



 $^{\dagger}\, \text{2V}_{CC}$ and 2BIAS V $_{CC}$ are associated with these channels.

absolute maximum ratings over operating free-air temperature range (unless other	rwise noted)†
Supply voltage range, V _{CC} and BIAS V _{CC} Input voltage range, V _I (see Note 1):A-port and control inputs B port and V _{REF} Voltage range applied to any output in the high-impedance or power-off state, V _C	$-0.5\;V$ to 7 V
(see Note 1): A port B port Current into any output in the low state, I _O : A port B port B port	. -0.5 V to 4.6 V 48 mA
Current into any A-port output in the high state, I_O (see Note 2) Continuous current through each V_{CC} or GND Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Package thermal impedance, θ_{JA} (see Note 3) Storage temperature range, T_{stg}	±100 mA –50 mA –50 mA 40°C/W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Notes 4 through 6)

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
\/	Termination voltage	GTL	1.14	1.2	1.26	V
VTT	Termination voltage	GTL+	1.35	1.5	1.65	V
\/	Supply voltage	GTL	0.74	0.8	0.87	V
VREF		GTL+	0.87	1	1.1	1 ^v
\/ı	Input voltage	B port			VTT	V
VI		Except B port			Vcc	V
V	High-level input voltage	B port	V _{REF} +0.05			V
VIH		Except B port	2			V
\/	Land book Construction	B port			V _{REF} -0.05	V
VIL	Low-level input voltage	Except B port			0.8	V
lικ	Input clamp current				-18	mA
IOH	High-level output current	A port			-24	mA
lou	Low-level output current	A port			24	A
IOL	Low-level output currefit	B port			50	mA
TA	Operating free-air temperature		-40		85	°C

- NOTES: 4. All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 - 5. Normal connection sequence is GND first, BIAS V_{CC} = 3.3 V second, and V_{CC} = 3.3 V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. However, if the B-port I/O precharge is not required, the acceptable connection sequence is GND first and V_{CC} = 3.3 V, BIAS V_{CC} = 3.3 V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. When V_{CC} is connected, the BIAS V_{CC} circuitry is disabled.
 - 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute I_{OL} ratings. Similarly, V_{RFF} can be adjusted to optimize noise margins, but normally is 2/3 V_{TT}.



SN74GTLPH32945 32-BIT LVTTL-TO-GTL+ BUS TRANSCEIVER

SCES293 - OCTOBER 1999

electrical characteristics over recommended operating free-air temperature range for GTL+ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V	
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2				
Vон	A port	Va a = 2.45 V	I _{OH} = -12 mA	2.4			V	
		V _{CC} = 3.15 V	$I_{OH} = -24 \text{ mA}$	2				
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2		
	A port	V _{CC} = 3.15 V	I _{OL} = 12 mA			0.4		
		VCC = 3.13 V	I _{OL} = 24 mA			0.5	V	
VOL		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2		
	R port	V _{CC} = 3.15 V	I _{OL} = 10 mA			0.2		
	b port		$I_{OL} = 40 \text{ mA}$			0.4		
			$I_{OL} = 50 \text{ mA}$			0.55		
	B port	$V_{CC} = 3.45 \text{ V},$	$V_{I} = 0 \text{ to } 1.5 \text{ V}$			±10	μΑ	
II [‡]	A-port and	V _{CC} = 3.45 V	$V_I = 0$ or V_{CC}			±10		
	control inputs		V _I = 5.5 V			±20		
IBHL§	A port	$V_{CC} = 3.15 \text{ V},$	V _I = 0.8 V	75			μΑ	
IBHH	A port	$V_{CC} = 3.15 \text{ V},$	V _I = 2 V	-75			μΑ	
I _{BHLO} #	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to V_{CC}			500	μΑ	
IBHHO	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}			-500	μΑ	
		V _{CC} = 3.45 V, I _O = 0,	Outputs high			50		
ICC	A or B port	V _I (A-port or control input) = V _{CC} or GND	Outputs low			50	mA	
		V_I (B port) = V_{TT} or GND	Outputs disabled			50		
∆lcc∗		V_{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V_{CC} or GNI				1	mA	
C _i	Control inputs	V _I = 3.15 V or 0					pF	
Cı	A port	V _O = 3.15 V or 0					n.E	
C _{io}	B port	V _O = 1.5 V or 0					pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

live-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V		100	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±100	μΑ
I _{OZPD}	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±100	μΑ



For I/O ports, the parameter I_I includes the off-state output leakage current.

[§] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL}max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL}max.

The bus-hold circuit can source at least the minimum high sustaining current at V_{IH}min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH}min.

[#] An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least I_{BHHO} to switch this node from high to low.

[★]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW

live-insertion specifications for B port over recommended operating free-air temperature range


PARAMETER	TEST CONDITIONS				MAX	UNIT
loff	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		100	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±100	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±100	μΑ
Ico (PIAS Voc)	V _{CC} = 0 to 3.15 V	PIAS Vac - 2 15 V to 2 45 V	\/_ (D nort)		5	mA
ICC (BIAS VCC)	V _{CC} = 3.15 V to 3.45 V	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	V_O (B port) = 0 to 1.5 V		10	μΑ
Vo	$V_{CC} = 0$,	BIAS V _{CC} = 3.3 V		0.95	1.05	V
Io	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	V _O (B port) = 0.6 V	-1		μΑ

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN TYPT MA	UNIT
fmax				MHz
^t pd	А	В		ns
t _{en}	ŌĒ	В		ns
^t dis	ŌĒ	В		ns
t _r	Rise time, (0.6 V to			ns
t _f	Fall time, (1.3 V to			ns
^t pd	В	А		ns
t _{en}	ŌĒ	А		ns


[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS

LOAD CIRCUIT FOR B OUTPUTS




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

This data sheet is specified for and tested to the lump load shown in Figure 1. However, the designer probably uses this GTLP device in a distributed load like that shown in Figure 2, in which actual B-port backplane switching characteristics are different. Therefore, the device is modeled as shown in Figure 3, which very closely matches the results obtained using Figure 2. Switching characteristics based on Figure 3 more closely match actual backplane design requirements.



From Output
Under Test

C_L = 21 nH

Test
Point

C_L = 13 pF

Figure 2. Test Backplane Model

Figure 3. Distributed-Load Circuit for B Outputs

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$ for GTL+ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [†]	MAX	UNIT
t _{pd}	А	В				ns
t _{en}	ŌĒ	В				no
^t dis	OE	D				ns
t _r	Rise time, (0.6 V to					ns
t _f	Fall time, (1.3 V to					ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated