#### 查询SN74GTLPH1655供应商

## 捷多邦,专业PCB打样工厂,24小时加到24GTLPH1655 16-BIT LVTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER

DGG PACKAGE

SCES294 - OCTOBER 1999

- **UBT**<sup>™</sup> (Universal Bus Transceiver) **Combines D-Type Latches and D-Type** Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Bidirectional Interface Between GTL+ Signal Levels and LVTTL Logic Levels
- Partitioned as Two 8-Bit Transceivers With Individual Latch Timing and Output Control but With a Common Clock
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTL+ Outputs (100 mA)
- LVTTL Outputs (-24 mA/24 mA)
- Variable Edge-Rate Control (ERC) Input Selects GTL+ Rise and Fall Times for **Optimal Data-Transfer Rate and Signal** Integrity
- Ioff, Power-Up 3-State, and BIAS V<sub>CC</sub> **Support Live Insertion**
- **Bus Hold on A-Port Data Inputs**
- Distributed V<sub>CC</sub> and GND-Pin Configuration • Minimizes High-Speed Switching Noise
- Package Option Includes Plastic Thin Shrink Small-Outline Package

#### description

The SN74GTLPH1655 is a high-drive 16-bit universal bus transceiver (UBT) that provides LVTTL-to-GTL+ and GTL+-to-LVTTL signal-level translation. It is partitioned as two 8-bit transceivers and allows for transparent, latched, and clocked modes of data transfer similar to the '16501 function. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTL+ signal levels. High-speed (about two times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, and output edge control (OEC<sup>™</sup>). Improved GTLP OEC circuits minimize bus settling time and have been designed and tested using several backplane models. The high drive is suitable for driving double-terminated low-impedance backplanes using incident-wave switching.

(TOP VIEW)					
10EAB 10EAB 10EBA 1A1 GND 1A2 1A3 GND 1A4 GND 1A4 GND 1A5 GND 1A6 1A7 Vcc 1A8 2A1 GND 2A2 2A3 GND 2A4 CA3 GND	TOP VII   1   2   3   4   5   6   7   8   9   10   11   12   13   14   15   16   17   18   19   20   21   22   23   24	EW) 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41	CLK 1LEAB 1LEBA ERC GND 1B1 1B2 GND 1B3 1B4 1B5 GND 1B6 1B7 V <sub>CC</sub> 1B8 2B1 GND 2B1 GND 2B2 2B3 GND 2B4 2B5 V <sub>REF</sub>		
1A8 L 2A1 [ GND [ 2A2 [ 2A3 [ GND [ 2A4 [	16 17 18 19 20 21 22	49 48 47 46 45 44 43 43	] 1B8 ] 2B1 ] GND ] 2B2 ] 2B3 ] GND ] 2B4		
2A3 [ GND [ 2A6 [ GND [ 2A7 [ V <sub>CC</sub> [ 2A8 [ GND [ 20EAB [ 20EAB ]	24 25 26 27 28 29 30 31	41 40 39 38 37 36 35 34	VREF   2B6   GND   2B7   2B8   BIAS V <sub>CC</sub> 2LEAB   2LEBA		
-9-0/1			] 0-		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cland UBT are trademarks of Texas Instruments Incorporated.



#### description (continued)

GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The AC specification of the SN74GTLPH1655 is given only at the preferred higher noise margin GTL+, but the user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2$  V and  $V_{REF} = 0.8$  V) or GTL+ ( $V_{TT} = 1.5$  V and  $V_{REF} = 1$  V) signal levels.

Normally, the B port operates at GTL or GTL+ levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V<sub>REF</sub> is the reference input voltage for the B port.

This device is fully specified for live-insertion applications using  $I_{off}$ , power-up 3-state, and BIAS  $V_{CC}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS  $V_{CC}$  circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between GND and  $V_{CC}$  adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V<sub>CC</sub> is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable ( $\overline{OE}$ ) input should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTLPH1655 is characterized for operation from -40°C to 85°C.

#### functional description

The SN74GTLPH1655 is a high-drive (100 mA) 16-bit UBT containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, or clocked modes and is similar to a '16501 function. The device is uniquely partitioned as two 8-bit transceivers with individual latch timing and output signals and a common clock for both transceiver words. It can replace any of the functions shown in Table 1.

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT		
Transceiver	'245, '623, '645	'863	'861	'16245, '16623		
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541		
Latched transceiver	'543			'16543		
Latch	'373, '573	'843	'841	'16373		
Registered transceiver	'646, '652			'16646, '16652		
Flip-flop	'374, '574		'821	'16374		
SN74GTLPH1655 UBT replaces all above functions						

Table	1	SN7	4GTI	PH1655	UBT	Rei	placement	Functions
labic		0117	TOIL			I C	placement	i unctions

Data flow for each word is determined by the respective latch enables (xLEAB and xLEBA), output enables (xOEAB and xOEBA), and clock (CLK). The output enables (1OEAB, 1OEBA, 2OEAB, and 2OEBA) control byte 1 and byte 2 data for the A-to-B and B-to-A directions, respectively. Note that CLK is common to both directions and both 8-bit words. OE also is common and disables all I/O ports simultaneously.



#### functional description (continued)

For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB transitions low, the A data is latched independent of CLK high or low. If LEAB is low, the A data is registered on the CLK low-to-high transition. When OEAB is low, the outputs are active. With OEAB high, the outputs are in the high-impedance state.

Data flow for the B-to-A direction is identical, but uses OEBA, LEBA, and CLK.

	FUNCTIONT						
	INPUTS			OUTPUT	MODE		
OEAB	LEAB	CLK	Α	В	WODE		
Н	Х	Х	Х	Z	Isolation		
L	Н	Х	L	L	Transparent		
L	Н	Х	Н	н	Transparent		
L	L	$\uparrow$	L	L	Registered		
L	L	$\uparrow$	Н	н	Registered		
L	L	н	Х	<sub>В0</sub> ‡	Previous state		
L	L	L	Х	в <sub>0</sub> §	Previous state		

## **Function Tables**

<sup>†</sup> A-to-B data flow is shown. B-to-A flow is similar but uses OEBA, LEBA, and CLK.

<sup>‡</sup> Output level before the indicated steady-state input conditions were established, provided that CLK was high before LEAB went low

 $\ensuremath{\S}$  Output level before the indicated steady-state input conditions were established

INPUTS			OUTPUTS		
OE	OEAB	OEBA	A PORT	<b>B PORT</b>	
L	L	L	Active	Active	
L	L	Н	Z	Active	
L	Н	L	Active	Z	
L	Н	Н	Z	Z	
Н	Х	Х	Z	Z	

#### **OUTPUT ENABLE**

#### **B-PORT EDGE-RATE CONTROL (ERC)**

INPU	JT ERC	OUTPUT
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE
Н	V <sub>CC</sub>	Slow
L	GND	Fast



#### logic diagram (positive logic)



To Seven Other Channels



41 VREF 61 ERC 64 CLK -35 2LEAB -34 2LEBA -32 2<mark>0EBA</mark> 31 2<mark>0EAB</mark> 33 OE 17 2A1 -1D 48 2B1  $\Diamond$ **C1** > CLK 1D **C**1 CLK <



To Seven Other Channels





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> and BIAS V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1):A-port and control inputs B port, ERC, and V <sub>REF</sub>	-0.5 V to 4.6 V -0.5 V to 7 V -0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$	
(see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V <sub>O</sub>	
(see Note 1): A port	0.5 V to V <sub>CC</sub> + 0.5 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, I <sub>O</sub> : A port	48 mA
B port	200 mA
Current into any A-port output in the high state, I <sub>O</sub> (see Note 2)	48 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	55°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
    - 3. The package thermal impedance is calculated in accordance with JESD 51.



SCES294 - OCTO	BER 1999

			MIN	NOM	MAX	UNIT	
V <sub>CC</sub> , BIAS V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	V	
	Termination voltage	GTL	1.14	1.2	1.26	V	
VTT	C, S V <sub>CC</sub> Supply voltage   F Termination voltage   EF Supply voltage   Input voltage Input voltage   I High-level input voltage   Low-level input voltage Input clamp current   High-level output current Input clamp current	GTL+	1.35	1.5	1.65	ľ	
V	Supply veltage	GTL	0.74	0.8	0.87	V	
VREF	Supply voltage	GTL GTL+ GTL+ B port Except B port B port ERC Except B port and ERC B port ERC Except B port and ERC Except B port and ERC A port A port B port	0.87	1	1.1	v	
	In the second	B port			VTT	V	
VI	input voltage	Except B port			VCC	V	
	High-level input voltage	B port	V <sub>REF</sub> +0.05				
VIH		ERC	V <sub>CC</sub> -0.6	Vcc		V	
		Except B port and ERC	MIN   NOM   MAX     3.15   3.3   3.45     1.14   1.2   1.26     1.35   1.5   1.65     0.74   0.8   0.87     0.87   1   1.1     VCC   VTT     VCC-0.6   VCC     2   VREF-0.05     0.87   0.6     0.80   0.6     0.81   0.81     0.82   -24     100   -40   85		1		
		B port			V <sub>REF</sub> -0.05		
VIL	Low-level input voltage	ERC		GND	0.6	V	
		Except B port and ERC			0.8	1	
Ιк	Input clamp current				-18	mA	
ЮН	High-level output current	A port			-24	mA	
1		A port			24		
	Low-level output current	B port			100		
ТА	Operating free-air temperature		-40		85	°C	

#### recommended operating conditions (see Notes 4 through 6)

NOTES: 4. All unused control and B-port inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

5. Normal connection sequence is GND first, BIAS V<sub>CC</sub> = 3.3 V second, and V<sub>CC</sub> = 3.3 V, I/O, control inputs, V<sub>TT</sub> and V<sub>REF</sub> (any order) last. However, if the B-port I/O precharge is not required, the acceptable connection sequence is GND first and V<sub>CC</sub> = 3.3 V, BIAS V<sub>CC</sub> = 3.3 V, I/O, control inputs, V<sub>TT</sub> and V<sub>REF</sub> (any order) last. When V<sub>CC</sub> is connected, the BIAS V<sub>CC</sub> circuitry is disabled.

6. VTT and RTT can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute IOL ratings. Similarly, V<sub>REF</sub> can be adjusted to optimize noise margins, but normally is 2/3 V<sub>TT</sub>.



SCES294 - OCTOBER 1999

electrical characteristics over recommended operating free-air temperature range for GTL+ (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 3.15 V,	lı = –18 mA			-1.2	V	
		V <sub>CC</sub> = 3.15 V to 3.45 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2				
VOH	A port	$y_{00} = 2.15 y_{0}$	I <sub>OH</sub> = -12 mA	2.4			V	
		VCC = 5.15 V	I <sub>OH</sub> = -24 mA	2				
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2		
	A port	Voo - 2 15 V	I <sub>OL</sub> = 12 mA			0.4		
Vei		VCC = 3.15 V	I <sub>OL</sub> = 24 mA			0.5	V	
VOL			I <sub>OL</sub> = 10 mA			0.2	v	
	B port	V <sub>CC</sub> = 3.15 V	I <sub>OL</sub> = 64 mA			0.4		
			I <sub>OL</sub> = 100 mA			0.55		
	B port	V <sub>CC</sub> = 3.45 V,	$V_{I} = 0$ to 1.5 V			±10	0 μΑ 0	
ı <sub>l</sub> ‡	A-port and control inputs	V <sub>CC</sub> = 3.45 V	$V_{I} = 0 \text{ or } V_{CC}$			±10		
			VI = 5.5 V			±20		
IBHL§	A port	V <sub>CC</sub> = 3.15 V,	VI = 0.8 V	75			μA	
I <sub>BHH</sub> ¶	A port	V <sub>CC</sub> = 3.15 V,	V <sub>I</sub> = 2 V	-75			μA	
IBHLO#	A port	V <sub>CC</sub> = 3.45 V,	$V_{I} = 0$ to $V_{CC}$			500	μA	
І <sub>ВННО</sub>	A port	V <sub>CC</sub> = 3.45 V,	$V_{I} = 0$ to $V_{CC}$			-500	μΑ	
		$V_{CC} = 3.45 V.  _{O} = 0.$	Outputs high			40	mA	
ICC	A or B port	$V_{I}$ (A-port or control input) = $V_{CC}$ or GND	Outputs low			40		
		$V_{I}$ (B port) = $V_{TT}$ or GND	Outputs disabled			40		
∆ICC☆		$V_{CC}$ = 3.45 V, One A-port or control input at Other A-port or control inputs at $V_{CC}$ or GNI	V <sub>CC</sub> – 0.6 V,			1.5	mA	
Ci	Control inputs	V <sub>I</sub> = 3.15 V or 0					pF	
<u></u>	A port	V <sub>O</sub> = 3.15 V or 0					~ [	
	B port	V <sub>O</sub> = 1.5 V or 0					рг	

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> For I/O ports, the parameter I<sub>1</sub> includes the off-state output leakage current.

§ The bus-hold circuit can sink at least the minimum low sustaining current at VILmax. IBHL should be measured after lowering VIN to GND and then raising it to VILmax.

 $\P$  The bus-hold circuit can source at least the minimum high sustaining current at V<sub>I</sub>Hmin. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to  $\mathsf{V}_{IH}\mathsf{min}.$ 

# An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

☆This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

#### live-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l <sub>off</sub>	$V_{CC} = 0,$	BIAS $V_{CC} = 0$ ,	$V_{I}$ or $V_{O}$ = 0 to 5.5 V		100	μΑ
IOZPU	$V_{CC} = 0$ to 1.5 V,	$V_{O}$ = 0.5 V to 3 V,	$\overline{OE} = 0$		±100	μΑ
IOZPD	V <sub>CC</sub> = 1.5 V to 0,	$V_{O} = 0.5 V$ to 3 V,	$\overline{OE} = 0$		±100	μA





## live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
loff	$V_{CC} = 0,$	BIAS $V_{CC} = 0$ ,	$V_{I}$ or $V_{O}$ = 0 to 1.5 V		100	μA
IOZPU	$V_{CC} = 0$ to 1.5 V,	$V_{O} = 0.5 V$ to 1.5 V,	$\overline{OE} = 0$		±100	μA
IOZPD	$V_{CC} = 1.5 V \text{ to } 0,$	$V_{O} = 0.5 V$ to 1.5 V,	$\overline{OE} = 0$		±100	μA
	$V_{CC} = 0$ to 3.15 V				5	mA
ICC (BIAS VCC)	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$	BIAS VCC = 3.15 V 10 3.45 V,	VO(B poll) = 0 to 1.5 V		10	μA
VO	$V_{CC} = 0,$	BIAS $V_{CC}$ = 3.3 V		0.95	1.05	V
IO	$V_{CC} = 0,$	BIAS V <sub>CC</sub> = $3.15$ V to $3.45$ V,	V <sub>O</sub> (B port) = 0.6 V	-1		μA

# timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTL+ (unless otherwise noted)

			MIN	MAX	UNIT	
fclock	Clock frequency				MHz	
tw	Pulse duration	LEAB or LEBA high			ns	
		CLK high or low				
t <sub>su</sub>	Setup time	A before CLK			ns	
		B before CLK				
		A before LEAB $\downarrow$ , CLK = don't care				
		B before LEBA $\downarrow$ , CLK = don't care				
th	Hold time A B B	A after CLK				
		B after CLK			ns	
		A after LEAB↓, CLK = don't care				
		B after LEBA↓, CLK = don't care				



switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	MIN TYP <sup>‡</sup> MAX	UNIT
fmax					MHz
	A	В	Slow		ns
			Fast		
+ .	LEAB	В	Slow		
٩d			Fast		
	CLK	P	Slow		
	OLK	В	Fast		
<sup>t</sup> en		B	Slow		ne
<sup>t</sup> dis	t <sub>dis</sub> OE		510W		115
ten	t <sub>en</sub>	P	Fact		ne
<sup>t</sup> dis			1 431		113
ten	OEAB	в	Slow		ns
<sup>t</sup> dis					110
ten		в	Fast		ns
<sup>t</sup> dis			1 401		110
t.	Rise time, B outputs		Slow		ns
4	(0.6 V to	o 1.3 V)	Fast		113
te	Fall time, B outputs (1.3 V to 0.6 V)		Slow		ns
4			Fast		113
	В				ns
<sup>t</sup> pd	LEBA	A			
	CLK				
ten		А			ns
<sup>t</sup> dis	UE				110
ten	OERA	А			ns
<sup>t</sup> dis					110

<sup>†</sup>Slow (ERC =  $V_{CC}$ ) and Fast (ERC = GND)

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SCES294 - OCTOBER 1999



- - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , slew rate  $\leq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.





#### DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

This data sheet is specified for and tested to the lump load shown in Figure 1. However, the designer probably uses this GTLP device in a distributed load like that shown in Figure 2, in which actual B-port backplane switching characteristics are different. Therefore, the device is modeled as shown in Figure 3, which very closely matches the results obtained using Figure 2. Switching characteristics based on Figure 3 more closely match actual backplane design requirements.



Figure 2. Test Backplane Model



Figure 3. Distributed-Load Circuit for B Outputs

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	MIN	түр‡	МАХ	UNIT	
f <sub>max</sub>							MHz	
	А	В	Slow				ns	
			Fast					
÷ .	LEAB	В	Slow					
'pd			Fast					
	CLK	В	Slow					
			Fast					
t <sub>en</sub>	OE	в	Slow				ne	
<sup>t</sup> dis		Ь					115	
t <sub>en</sub>		в	Fast				ns	
<sup>t</sup> dis	UL						110	
t <sub>en</sub>		в	Slow				ns	
<sup>t</sup> dis					113			
t <sub>en</sub>	t <sub>en</sub>		Fast				ne	
t <sub>dis</sub>	OLAB	В	1 431				115	
t.	Rise time, B outputs		Slow				ns	
۲	(0.6 V to	o 1.3 V)	Fast		10			
te	Fall time,	B outputs	Slow				ns	
Ч	(1.3 V to	o 0.6 V)	Fast		113			

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V for GTL+ (see Figure 3)

<sup>†</sup> Slow (ERC =  $V_{CC}$ ) and Fast (ERC = GND)

<sup>‡</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated